

Data sheet acquired from Harris Semiconductor SCHS188C

High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered

January 1998 - Revised April 2004

### Features

- Buffered Inputs
- Common Three-State Output-Enable Control
- Three-State Outputs
- . Bus Line Driving Capability
- Typical Propagation Delay = 13ns at V<sub>CC</sub> = 5V,
   C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C (Clock to Output)
- Fanout (Over Temperature Range)
  - Standard Outputs...... 10 LSTTL Loads
  - Bus Driver Outputs ........... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)

# Description

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are high speed Octal D-Type Flip-Flops manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads. Due to the large output drive capability and the three-state feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. The two types are functionally identical and differ only in their pinout arrangements.

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are inverted and transferred to the Q outputs on the positive going transition of the CLOCK input. When a high logic level is applied to the OUT-PUT ENABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The HCT logic family is speed, function, and pin compatible with the standard LS logic family.

# Ordering Information


| PART NUMBER   | TEMP. RANGE<br>(°C) | PACKAGE      |
|---------------|---------------------|--------------|
| CD54HC534F3A  | -55 to 125          | 20 Ld CERDIP |
| CD54HC564F3A  | -55 to 125          | 20 Ld CERDIP |
| CD54HCT534F3A | -55 to 125          | 20 Ld CERDIP |
| CD54HCT564F3A | -55 to 125          | 20 Ld CERDIP |
| CD74HC534E    | -55 to 125          | 20 Ld PDIP   |
| CD74HC564E    | -55 to 125          | 20 Ld PDIP   |
| CD74HC564M    | -55 to 125          | 20 Ld SOIC   |
| CD74HC564M96  | -55 to 125          | 20 Ld SOIC   |
| CD74HCT534E   | -55 to 125          | 20 Ld PDIP   |
| CD74HCT564E   | -55 to 125          | 20 Ld PDIP   |
| CD74HCT564M   | -55 to 125          | 20 Ld SOIC   |

# **Pinouts**

CD54HC534, CD54HCT534 (CERDIP)
CD74HC534, CD74HCT534
(PDIP)
TOP VIEW OE 1 20 V<sub>CC</sub>  $\overline{\mathbf{Q0}}$ 19 Q7 D0 18 D7 17 D6 D1 Q1 16 Q6 Q2 6 15 Q5 14 D5 D2 D3 8 13 D4 Q3 12 Q4


11 CP

### CD54HC564, CD54HCT564 (CERDIP) CD74HC564, CD74HCT564 (PDIP, SOIC) TOP VIEW



# **Functional Diagram**

GND 10



**TRUTH TABLE** 

|    | INPUTS   |    |           |  |  |  |  |  |  |
|----|----------|----|-----------|--|--|--|--|--|--|
| ŌĒ | СР       | Dn | Qn        |  |  |  |  |  |  |
| L  | <b>↑</b> | Н  | L         |  |  |  |  |  |  |
| L  | 1        | L  | Н         |  |  |  |  |  |  |
| L  | L        | Х  | No Change |  |  |  |  |  |  |
| Н  | Х        | Х  | Z         |  |  |  |  |  |  |

H = High Level (Steady State)

L = Low Level (Steady State)

X= Don't Care

↑= Transition from Low to High Level

Z = High Impedance State

# **Absolute Maximum Ratings**

# DC Supply Voltage, V $_{CC}$ ... -0.5V to 7V DC Input Diode Current, I $_{IK}$ For V $_{I}$ < -0.5V or V $_{I}$ > V $_{CC}$ + 0.5V ... $\pm 20$ mA DC Output Diode Current, I $_{OK}$ For V $_{O}$ < -0.5V or V $_{O}$ > V $_{CC}$ + 0.5V ... $\pm 20$ mA DC Drain Current, per Output, I $_{O}$ For -0.5V < V $_{O}$ < V $_{CC}$ + 0.5V ... $\pm 35$ mA DC Output Source or Sink Current per Output Pin, I $_{O}$ For V $_{O}$ > -0.5V or V $_{O}$ < V $_{CC}$ + 0.5V ... $\pm 25$ mA DC V $_{CC}$ or Ground Current, I $_{CC}$ ... $\pm 50$ mA

### **Thermal Information**

| Thermal Resistance (Typical, Note 1) $\theta_{JA}$ | (OC/W)             |
|--|--------------------|
| E (PDIP) Package                                   | . 69               |
| M (SOIC) Package                                   |                    |
| Maximum Junction Temperature                       | 150 <sup>0</sup> C |
| Maximum Storage Temperature Range65°C              | c to 150°C         |
| Maximum Lead Temperature (Soldering 10s)           | 300°C              |
| (SOIC - Lead Tips Only)                            |                    |

### **Operating Conditions**

| Temperature Range, T <sub>A</sub> 55°C to 125°C                                   |
|---|
| Supply Voltage Range, V <sub>CC</sub>   |
| HC Types2V to 6V  |
| HCT Types   |
| DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub> |
| Input Rise and Fall Time  |
| 2V  |
| 4.5V 500ns (Max)  |
| 6V  |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

1. The package impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

|                          |                 | TES<br>CONDI                       |                     | V <sub>CC</sub> | Vcc 25°C |     | -40°C T | O 85°C | -55°C TO 125°C |      |      |       |
|--------------------------|-----------------|------------------------------------|---------------------|-----------------|----------|-----|---------|--------|----------------|------|------|-------|
| PARAMETER                | SYMBOL          | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA) | (V)             | MIN      | TYP | MAX     | MIN    | MAX            | MIN  | MAX  | UNITS |
| HC TYPES                 |                 |                                    |                     |                 |          |     |         |        |                |      |      |       |
| High Level Input         | V <sub>IH</sub> | -                                  | -                   | 2               | 1.5      | i   | -       | 1.5    | -              | 1.5  | -    | V     |
| Voltage                  |                 |                                    |                     | 4.5             | 3.15     | •   | -       | 3.15   | -              | 3.15 | -    | V     |
|                          |                 |                                    |                     | 6               | 4.2      | -   | -       | 4.2    | -              | 4.2  | -    | V     |
| Low Level Input          | V <sub>IL</sub> | -                                  | -                   | 2               | -        | -   | 0.5     | -      | 0.5            | -    | 0.5  | V     |
| Voltage                  |                 |                                    |                     | 4.5             | -        | -   | 1.35    | -      | 1.35           | -    | 1.35 | V     |
|                          |                 |                                    |                     | 6               | -        | -   | 1.8     | -      | 1.8            | -    | 1.8  | V     |
| High Level Output        | V <sub>OH</sub> | V <sub>IH</sub> or V <sub>IL</sub> | -0.02               | 2               | 1.9      | -   | -       | 1.9    | -              | 1.9  | -    | V     |
| Voltage<br>CMOS Loads    |                 |                                    | -0.02               | 4.5             | 4.4      | -   | -       | 4.4    | -              | 4.4  | -    | V     |
| OWO Edda                 |                 |                                    | -0.02               | 6               | 5.9      | -   | -       | 5.9    | -              | 5.9  | -    | V     |
| High Level Output        | 1               |                                    | -                   | -               | -        | -   | -       | -      | -              | -    | -    | V     |
| Voltage<br>TTL Loads     |                 |                                    | -6                  | 4.5             | 3.98     | -   | -       | 3.84   | -              | 3.7  | -    | V     |
| 112 20000                |                 |                                    | -7.8                | 6               | 5.48     | -   | -       | 5.34   | -              | 5.2  | -    | V     |
| Low Level Output         | V <sub>OL</sub> | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                | 2               | -        | -   | 0.1     | -      | 0.1            | -    | 0.1  | V     |
| Voltage<br>CMOS Loads    |                 |                                    | 0.02                | 4.5             | -        | -   | 0.1     | -      | 0.1            | -    | 0.1  | V     |
|                          |                 |                                    | 0.02                | 6               | -        | -   | 0.1     | -      | 0.1            | -    | 0.1  | V     |
| Low Level Output         | 1               |                                    | -                   | -               | -        | -   | -       | -      | -              | -    | -    | V     |
| Voltage<br>TTL Loads     |                 |                                    | 6                   | 4.5             | -        | -   | 0.26    | -      | 0.33           | -    | 0.4  | V     |
|                          |                 |                                    | 7.8                 | 6               | -        | -   | 0.26    | -      | 0.33           | -    | 0.4  | V     |
| Input Leakage<br>Current | Ι <sub>Ι</sub>  | V <sub>CC</sub> or<br>GND          | -                   | 6               | -        | -   | ±0.1    | -      | ±1             | -    | ±1   | μА    |

# DC Electrical Specifications (Continued)

|  |                                    | TES<br>CONDI                              |                     | V <sub>CC</sub> |      | 25°C |      | -40°C 1 | O 85°C | -55°C T | O 125°C |       |
|--|------------------------------------|---|---------------------|-----------------|------|------|------|---------|--------|---------|---------|-------|
| PARAMETER  | SYMBOL                             | V <sub>I</sub> (V)                        | I <sub>O</sub> (mA) | (V)             | MIN  | TYP  | MAX  | MIN     | MAX    | MIN     | MAX     | UNITS |
| Quiescent Device<br>Current  | Icc                                | V <sub>CC</sub> or<br>GND                 | 0                   | 6               | -    | -    | 8    | -       | 80     | -       | 160     | μΑ    |
| Three- State Leakage<br>Current                                      | V <sub>IL</sub> or V <sub>IH</sub> | V <sub>O</sub> =V <sub>CC</sub><br>or GND | -                   | 6               | -    | -    | ±0.5 | -       | ±5.0   | -       | ±10     | μΑ    |
| HCT TYPES  |                                    |   |                     |                 |      |      | •    |         |        |         |         |       |
| High Level Input<br>Voltage  | V <sub>IH</sub>                    | -   | -                   | 4.5 to<br>5.5   | 2    | -    | -    | 2       | -      | 2       | -       | V     |
| Low Level Input<br>Voltage   | V <sub>IL</sub>                    | -   | -                   | 4.5 to<br>5.5   | -    | -    | 0.8  | -       | 0.8    | -       | 0.8     | V     |
| High Level Output<br>Voltage<br>CMOS Loads                           | V <sub>ОН</sub>                    | V <sub>IH</sub> or V <sub>IL</sub>        | -0.02               | 4.5             | 4.4  | -    | -    | 4.4     | -      | 4.4     | -       | V     |
| High Level Output<br>Voltage<br>TTL Loads                            |                                    |   | -6                  | 4.5             | 3.98 | -    | -    | 3.84    | -      | 3.7     | -       | V     |
| Low Level Output<br>Voltage<br>CMOS Loads                            | V <sub>OL</sub>                    | V <sub>IH</sub> or V <sub>IL</sub>        | 0.02                | 4.5             | -    | -    | 0.1  | -       | 0.1    | -       | 0.1     | V     |
| Low Level Output<br>Voltage<br>TTL Loads                             |                                    |   | 6                   | 4.5             | -    | -    | 0.26 | -       | 0.33   | -       | 0.4     | V     |
| Input Leakage<br>Current   | I <sub>I</sub>                     | V <sub>CC</sub> and<br>GND                | 0                   | 5.5             | -    |      | ±0.1 | -       | ±1     | -       | ±1      | μΑ    |
| Quiescent Device<br>Current  | Icc                                | V <sub>CC</sub> or<br>GND                 | 0                   | 5.5             | -    | -    | 8    | -       | 80     | -       | 160     | μΑ    |
| Three- State Leakage<br>Current                                      | V <sub>IL</sub> or V <sub>IH</sub> | V <sub>O</sub> =V <sub>CC</sub><br>or GND | -                   | 5.5             | -    | -    | ±0.5 | -       | ±5.0   | -       | ±10     | μΑ    |
| Additional Quiescent<br>Device Current Per<br>Input Pin: 1 Unit Load | ΔI <sub>CC</sub><br>(Note 2)       | V <sub>CC</sub><br>-2.1                   | -                   | 4.5 to<br>5.5   | -    | 100  | 360  | -       | 450    | -       | 490     | μΑ    |

# NOTE:

# **HCT Input Loading Table**

| INPUT   | UNIT LOADS |
|---------|------------|
| D0 - D7 | 0.15       |
| СР      | 0.30       |
| ŌĒ      | 0.55       |

NOTE: Unit Load is  $\Delta I_{CC}$  limit specific in DC Electrical Specifications Table, e.g., 360µA max. at  $25^{0}C.$ 

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

# **Prerequisite for Switching Specifications**

|                                  |                  |                     |     | 25°C |     | -40 | °C TO 8 | 5°C | -55°C TO 125°C |     |     |       |
|----------------------------------|------------------|---------------------|-----|------|-----|-----|---------|-----|----------------|-----|-----|-------|
| PARAMETER                        | SYMBOL           | V <sub>CC</sub> (V) | MIN | TYP  | MAX | MIN | TYP     | MAX | MIN            | TYP | MAX | UNITS |
| HC TYPES                         |                  |                     |     |      |     |     | •       |     |                |     |     | •     |
| Maximum Clock                    | f <sub>MAX</sub> | 2                   | 6   | -    | -   | 5   | -       | -   | 4              | -   | -   | MHz   |
| Frequency                        |                  | 4.5                 | 30  | -    | -   | 25  | -       | -   | 20             | -   | -   | MHz   |
|                                  |                  | 6                   | 35  | -    | -   | 29  | -       | -   | 23             | -   | -   | MHz   |
| Clock Pulse Width                | t <sub>W</sub>   | 2                   | 80  | -    | -   | 100 | -       | -   | 120            | -   | -   | ns    |
|                                  |                  | 4.5                 | 16  | -    | -   | 20  | -       | -   | 24             | -   | -   | ns    |
|                                  |                  | 6                   | 14  | -    | -   | 17  | -       | -   | 20             | -   | -   | ns    |
| Setup Time                       | t <sub>SU</sub>  | 2                   | 60  | -    | -   | 75  | -       | -   | 90             | -   | -   | ns    |
| Data to Clock                    |                  | 4.5                 | 12  | -    | -   | 15  | -       | -   | 18             | -   | -   | ns    |
|                                  |                  | 6                   | 10  | -    | -   | 13  | -       | -   | 15             | -   | -   | ns    |
| Hold Time                        | t <sub>H</sub>   | 2                   | 5   | -    | -   | 5   | -       | -   | 5              | -   | -   | ns    |
| Data to Clock                    |                  | 4.5                 | 5   | -    | -   | 5   | -       | -   | 5              | -   | -   | ns    |
|                                  |                  | 6                   | 5   | -    | -   | 5   | -       | -   | 5              | -   | -   | ns    |
| HCT TYPES                        | •                |                     |     | •    | •   |     | •       |     |                | •   |     |       |
| Maximum Clock<br>Frequency       | f <sub>MAX</sub> | 4.5                 | 25  | -    | -   | 20  | -       | -   | 16             | -   | -   | MHz   |
| Clock Pulse Width                | t <sub>W</sub>   | 4.5                 | 20  | -    | -   | 25  | -       | -   | 30             | -   | -   | ns    |
| Setup Time<br>Data to Clock      | t <sub>SU</sub>  | 4.5                 | 20  | -    | -   | 25  | -       | -   | 30             | -   | -   | ns    |
| Hold Time<br>Data to Clock (534) | t <sub>H</sub>   | 4.5                 | 5   | -    | -   | 5   | -       | -   | 5              | -   | -   | ns    |
| Hold Time<br>Data to Clock (564) | t <sub>H</sub>   | 4.5                 | 3   | -    | -   | 3   | -       | -   | 3              | -   | -   | ns    |

# **Switching Specifications** $C_L = 50pF$ , Input $t_r$ , $t_f = 6ns$


|                                   |                                     | TEST                  |                     | 25 <sup>0</sup> C |     | -40°C TO<br>85°C |     | -55°C TO<br>125°C |     |     |       |
|-----------------------------------|-------------------------------------|-----------------------|---------------------|-------------------|-----|------------------|-----|-------------------|-----|-----|-------|
| PARAMETER                         | SYMBOL                              | CONDITIONS            | V <sub>CC</sub> (V) | MIN               | TYP | MAX              | MIN | MAX               | MIN | MAX | UNITS |
| HC TYPES                          |                                     |                       |                     |                   |     |                  |     |                   |     |     | -     |
| Propagation Delay Clock to Output | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 50pF | 2                   | -                 | -   | 165              | -   | 205               | -   | 250 | ns    |
|                                   |                                     |                       | 4.5                 | -                 | -   | 33               | -   | 41                | -   | 50  | ns    |
|                                   |                                     | C <sub>L</sub> = 15pF | 5                   | -                 | 13  | -                | -   | -                 | -   | -   | ns    |
|                                   |                                     | C <sub>L</sub> = 50pF | 6                   | -                 | -   | 28               | -   | 35                | -   | 43  | ns    |
| Output Disable to Q (534)         | t <sub>PLZ</sub> , t <sub>PHZ</sub> | C <sub>L</sub> = 50pF | 2                   | -                 | -   | 150              | -   | 190               | -   | 225 | ns    |
|                                   |                                     |                       | 4.5                 | -                 | -   | 30               | -   | 38                | -   | 45  | ns    |
|                                   |                                     | C <sub>L</sub> = 15pF | 5                   | -                 | 12  | -                | -   | -                 | -   | -   | ns    |
|                                   |                                     | C <sub>L</sub> = 50pF | 6                   | -                 | -   | 26               | -   | 33                | -   | 38  | ns    |

# Switching Specifications $C_L = 50pF$ , Input $t_r$ , $t_f = 6ns$ (Continued)

|  |                                     | TEST                  |                     |     | 25°C |     |     | С ТО<br>°С |     | C TO<br>5°C |       |
|--|-------------------------------------|-----------------------|---------------------|-----|------|-----|-----|------------|-----|-------------|-------|
| PARAMETER                                  | SYMBOL                              | CONDITIONS            | V <sub>CC</sub> (V) | MIN | TYP  | MAX | MIN | MAX        | MIN | MAX         | UNITS |
| Output Disable to Q (564)                  | t <sub>PLZ</sub> , t <sub>PHZ</sub> | C <sub>L</sub> = 50pF | 2                   | -   | -    | 135 | -   | 170        | -   | 205         | ns    |
|  |                                     |                       | 4.5                 | -   | -    | 27  | -   | 34         | -   | 41          | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | -   | 12   | -   | -   | -          | -   | -           | ns    |
|  |                                     | C <sub>L</sub> = 50pF | 6                   | -   | -    | 23  | -   | 29         | -   | 35          | ns    |
| Output Enable to Q                         | t <sub>PZL</sub> , t <sub>PZH</sub> | C <sub>L</sub> = 50pF | 2                   | -   | -    | 150 | -   | 190        | -   | 225         | ns    |
|  |                                     |                       | 4.5                 | -   | -    | 30  | -   | 38         | -   | 45          | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | -   | 12   | -   | -   | -          | -   | -           | ns    |
|  |                                     | C <sub>L</sub> = 50pF | 6                   | -   | -    | 26  | -   | 33         | -   | 38          | ns    |
| Maximum Clock Frequency                    | f <sub>MAX</sub>                    | C <sub>L</sub> = 15pF | 5                   | -   | 60   | -   | -   | -          | -   | -           | MHz   |
| Output Transition Time                     | t <sub>THL</sub> , t <sub>TLH</sub> | C <sub>L</sub> = 50pF | 2                   | -   | -    | 60  | -   | 75         | -   | 90          | ns    |
|  |                                     |                       | 4.5                 | -   | -    | 12  | -   | 15         | -   | 18          | ns    |
|  |                                     |                       | 6                   | -   | -    | 10  | -   | 13         | -   | 15          | ns    |
| Input Capacitance                          | C <sub>I</sub>                      | C <sub>L</sub> = 50pF | -                   | 10  | -    | 10  | -   | 10         | -   | 10          | pF    |
| Three-State Output<br>Capacitance          | CO                                  | -                     | -                   | 20  | -    | 20  | -   | 20         | -   | 20          | pF    |
| Power Dissipation Capacitance (Notes 3, 4) | C <sub>PD</sub>                     | -                     | 5                   | -   | 32   | -   | -   | -          | -   | -           | pF    |
| HCT TYPES                                  | !                                   |                       |                     |     |      |     |     |            |     |             | 1     |
| Propagation Delay                          | t <sub>PHL</sub> , t <sub>PLH</sub> |                       |                     |     |      |     |     |            |     |             |       |
| Clock to Output                            |                                     | $C_L = 50pF$          | 4.5                 | -   | -    | 35  | -   | 44         | -   | 53          | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | -   | 14   | -   | -   | -          | -   | -           | ns    |
| Output Disable to Q                        | t <sub>PLZ</sub> , t <sub>PHZ</sub> | $C_L = 50pF$          | 4.5                 | -   | -    | 30  | -   | 38         | -   | 45          | ns    |
|  |                                     | $C_L = 15pF$          | 5                   | -   | 12   | -   | -   | -          | -   | -           | ns    |
| Output Enable to Q                         | t <sub>PZL</sub> , t <sub>PZH</sub> | $C_L = 50pF$          | 4.5                 | ı   | -    | 35  | ı   | 44         | ı   | 53          | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | 1   | 14   | -   | -   | -          | -   | -           | ns    |
| Maximum Clock Frequency                    | f <sub>MAX</sub>                    | C <sub>L</sub> = 15pF | 5                   | 1   | 50   | -   | -   | -          | -   | -           | MHz   |
| Output Transition Time                     | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 4.5                 | 1   | -    | 12  | -   | 15         | -   | 18          | ns    |
| Input Capacitance                          | Cl                                  | C <sub>L</sub> = 50pF | -                   | 10  | -    | 10  | -   | 10         | -   | 10          | pF    |
| Three-State Output<br>Capacitance          | CO                                  | -                     | -                   | 20  | -    | 20  | -   | 20         | -   | 20          | pF    |
| Power Dissipation Capacitance (Notes 3, 4) | C <sub>PD</sub>                     | -                     | 5                   | -   | 36   | -   | -   | -          | -   | -           | pF    |

- 3. C<sub>PD</sub> is used to determine the dynamic power consumption, per package.
   4. P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + ∑ C<sub>L</sub> V<sub>CC</sub><sup>2</sup> f<sub>O</sub> where f<sub>i</sub> = Input Frequency, f<sub>O</sub> = Output Frequency, C<sub>L</sub> = Output Load Capacitance, V<sub>CC</sub> = Supply Voltage.

# Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For f $_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For f $_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

### Test Circuits and Waveforms (Continued) 6ns 3V V<sub>CC</sub> OUTPUT OUTPUT 90% **DISABLE** 50% DISABLE 10% 0.3 GND GND t<sub>PZL</sub> → - t<sub>PLZ</sub> → t<sub>PZL</sub> ► t<sub>PLZ</sub> → **OUTPUT LOW** OUTPUT LOW 50% TO OFF TO OFF 1.3V 10% 10% ◆ t<sub>PHZ</sub> ◆ - t<sub>PZH</sub> · t<sub>PHZ</sub> → tpzh -90% 90% **OUTPUT HIGH OUTPUT HIGH** 50% TO OFF TO OFF 1.3V OUTPUTS **OUTPUTS OUTPUTS OUTPUTS OUTPUTS OUTPUTS ENABLED** ENABLED **DISABLED ENABLED**

FIGURE 7. HC THREE-STATE PROPAGATION DELAY **WAVEFORM** 

DISABLED

FIGURE 8. HCT THREE-STATE PROPAGATION DELAY **WAVEFORM** 



**ENABLED** 

NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1 k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

FIGURE 9. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT





ti.com 28-Feb-2005

### PACKAGING INFORMATION

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finisl | n MSL Peak Temp <sup>(3)</sup>            |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|---|
| 5962-8681401RA   | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| 5962-8681501RA   | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| 5962-8984901RA   | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| CD54HC534F3A     | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| CD54HC564F3A     | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| CD54HCT534F3A    | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| CD54HCT564F3A    | ACTIVE                | CDIP            | J                  | 20   | 1              | None                    | Call TI          | Level-NC-NC-NC                            |
| CD74HC534E       | ACTIVE                | PDIP            | N                  | 20   | 20             | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-NC-NC-NC                            |
| CD74HC564E       | ACTIVE                | PDIP            | N                  | 20   | 20             | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-NC-NC-NC                            |
| CD74HC564M       | ACTIVE                | SOIC            | DW                 | 20   | 25             | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-2-250C-1 YEAR<br>Level-1-235C-UNLIM |
| CD74HC564M96     | ACTIVE                | SOIC            | DW                 | 20   | 2000           | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-2-250C-1 YEAR<br>Level-1-235C-UNLIM |
| CD74HCT534E      | ACTIVE                | PDIP            | N                  | 20   | 20             | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-NC-NC-NC                            |
| CD74HCT564E      | ACTIVE                | PDIP            | N                  | 20   | 20             | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-NC-NC-NC                            |
| CD74HCT564M      | ACTIVE                | SOIC            | DW                 | 20   | 25             | Pb-Free<br>(RoHS)       | CU NIPDAU        | Level-2-250C-1 YEAR<br>Level-1-235C-UNLIM |

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products         |                        | Applications       |                           |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers       | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters  | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP              | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Interface        | interface.ti.com       | Digital Control    | www.ti.com/digitalcontrol |
| Logic            | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt       | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security           | www.ti.com/security       |
|                  |                        | Telephony          | www.ti.com/telephony      |
|                  |                        | Video & Imaging    | www.ti.com/video          |
|                  |                        | Wireless           | www.ti.com/wireless       |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.