
- Low Supply Voltage Range 2.5 V 5.5 V
- Ultra Low-Power Consumption
- Low Operation Current, 400 μA at 1 MHz, 3 V
- Five Power Saving Modes: (Standby Mode:
 1.3 μA, RAM Retention/Off Mode: 0.1 μA)
- Wakeup From Standby Mode in 6 μs Maximum
- 16-Bit RISC Architecture, 300 ns Instruction Cycle Time
- Single Common 32 kHz Crystal, Internal System Clock up to 3.3 MHz
- Integrated LCD Driver for up to 64 or 92 Segments
- Slope A/D Converter With External Components
- Serial Onboard Programming
- Program Code Protection by Security Fuse
- Family Members Include:


MSP430C311S: 2k Byte ROM, 128 Byte RAM MSP430C312: 4k Byte ROM, 256 Byte RAM MSP430C313: 8k Byte ROM, 256 Byte RAM MSP430C314: 12k Byte ROM, 512 Byte RAM MSP430C315: 16k Byte ROM, 512 Byte RAM MSP430P313: 8k Byte OTP, 256 Byte RAM MSP430P315: 16k Byte OTP, 512 Byte RAM MSP430P315S: 16k Byte OTP, 512 Byte RAM

- EPROM Version Available for Prototyping : PMS430E313FZ[†], PMS430E315FZ
- Available in: 56-Pin Plastic Small-Outline Package (SSOP), 48-Pin SSOP (MSP430C311S, MSP430P315S), 68-Pin J-Leaded Ceramic Chip Carrier (JLCC) Package (EPROM Only)

DL PACKAGE (56-PIN TOP VIEW)



DL PACKAGE (48-PIN TOP VIEW)



NC - No internal connection

description

The MSP430 is an ultralow-power mixed signal microcontroller family consisting of several devices that feature different sets of modules targeted to various applications. The microcontroller is designed to be battery operated for an extended application lifetime. With 16-bit RISC architecture, 16-bit integrated registers on the CPU, and a constant generator, the MSP430 achieves maximum code efficiency. The digitally-controlled oscillator, together with the frequency-locked-loop (FLL), provides a wakeup from a low-power mode to active mode in less than 6 us.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†] MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.



description (continued)

Typical applications include sensor systems that capture analog signals, converting them to digital values, and then processes the data and displays them or transmits them to a host system. The timer/port module provides single-slope A/D conversion capability for resistive sensors.


AVAILABLE OPTIONS

	F	5	
TA	SSOP 48-Pin (DL)	SSOP 56-Pin (DL)	JLCC 68-Pin (FZ)
-40°C to 85°C	MSP430C311SIDL MSP430P315SIDL	MSP430C312IDL MSP430C313IDL MSP430C314IDL MSP430C315IDL MSP430P313IDL† MSP430P315IDL	
25°C	_	_	PMS430E313FZ [†] PMS430E315FZ

[†] MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.

functional block diagram

MSP430C312,313,314,315 and MSP430P313[†],315 and PMS430E313,315





Terminal Functions

MSP430C312, MSP430C313†, MSP430C314, MSP430C315, MSP430P313†, MSP430P315


56-pin SSOP package

TERMINAL		1/0	DECORPTION		
NAME	NO.		DESCRIPTION		
CIN	27	ı	Counter enable. CIN input enables counter (TPCNT1) (timer/port).		
COM0-COM3	52-55	0	Common output pins. COM0-COM3 are used for LCD back planes.		
P0.0	13	I/O	General-purpose digital I/O pin		
P0.1/RXD	14	I/O	General-purpose digital I/O pin, receive data input port – 8-bit (timer/counter)		
P0.2/TXD	15	I/O	General-purpose digital I/O pin, transmit data output port – 8-bit (timer/counter)		
P0.3-P0.7	16-20	I/O	Five general-purpose digital I/O pins, bit 3–7		
R23	9	ı	Input of second positive analog LCD level (V2) (LCD)		
R13	10	ı	Input of third positive analog LCD level (V3 of V4) (LCD)		
RST/NMI	5	ı	Reset input or nonmaskable interrupt input		
S0	29	0	Segment line S0 (LCD)		
S1	30	0	Segment line S1 (LCD)		
S2/O2-S5/O5	31-34	0	Segment lines (S2 to S5) or digital output port O2 to O5, group 1 (LCD)		
S6/O6-S9/O9	35-38	0	Segment lines (S6 to S9) or digital output port O6 to O9, group 2 (LCD)		
S10/O10-S13/O13	39-42	0	Segment lines (S10 to S13) or digital output port O10 to O13, group 3 (LCD)		
S14/O14-S17/O17	43-46	0	Segment lines (S14 to S17) or digital output port O14 to O17, group 4 (LCD)		
S18/O18	47	0	Segment line (S18) or digital output port O18 , group 5 (LCD)		
S22/O22-S23/O23	48,49	0	Segment lines (S22 to S23) or digital output port O22 to O23, group 6 (LCD)		
S26/O26	50	0	Segment line (S26) or digital output port O26, group 7 (LCD)		
S27/O27/CMPI	51	I/O	Segment line (S27) or digital output port O27 group 7, can be used as a comparator input port CMPI (timer/port)		
TCK	4	ı	Test clock. TCK is a clock input terminal for device programming and test.		
TDI/VPP	2	ı	Test data input port. TDI/VPP is used as a data input terminal or an input for programming voltage.		
TDO/TDI	1	I/O	Test data output port. TDO/TDI is used as a data output terminal or as a data input during programming.		
TMS	3	ı	Test mode select. TMS is an input terminal for device programming and test.		
TP0.0	21	O/Z	General-purpose 3-state digital output port, bit 0 (timer/port)		
TP0.1	22	O/Z	General-purpose 3-state digital output port, bit 1 (timer/port)		
TP0.2	23	O/Z	General-purpose 3-state digital output port, bit 2 (timer/port)		
TP0.3	24	O/Z	General-purpose 3-state digital output port, bit 3(timer/port)		
TP0.4	25	O/Z	General-purpose 3-state digital output port, bit 4 (timer/port)		
TP0.5	26	I/O/Z	General-purpose 3-state digital I/O pin, bit 5 (timer/port)		
VCC	8		Supply voltage		
V _{SS}	7		Ground reference		
XBUF	6	0	Clock signal output of system clock (MCLK) or crystal clock (ACLK)		
Xin	11	I	Input terminal of crystal oscillator		
Xout/TCLK	12	I/O	Output terminal of crystal oscillator or test clock input		

[†] MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.

functional block diagram

MSP430C311S and MSP430P315S





Terminal Functions

MSP430C311S, MSP430P315S

48-pin SSOP package

TERMINAL		1/0	DECODIDATION			
NAME	NO.	I/O	DESCRIPTION			
CIN	24	ı	Counter enable. CIN input enables counter (TPCNT1) (timer/port).			
COM0-COM3	44-47	0	Common output pins, COM0 – COM3 are used for LCD back planes.			
P0.1/RXD	12	I/O	General-purpose digital I/O pin, receive data input port – 8-Bit (timer/counter)			
P0.2/TXD	13	I/O	General-purpose digital I/O pin, transmit data output port – 8-Bit (timer/counter)			
P0.3	14	I/O	General-purpose digital I/O pins, bit 3			
P0.4	15	I/O	General-purpose digital I/O pins, bit 4			
P0.5	16	I/O	General-purpose digital I/O pins, bit 5			
P0.6	17	I/O	General-purpose digital I/O pins, bit 6			
R23	8	ı	Input of second positive analog LCD level (V2) (LCD)			
R13	9	I	Input of third positive analog LCD level (V3 of V4) (LCD)			
RST/NMI	4	I	Reset input or nonmaskable interrupt input			
S2/O2-S5/O5	25-28	0	Segment lines (S2 to S5) or digital output port O2 to O5, group 1 (LCD)			
S6/O6-S9/O9	29-32	0	Segment lines (S6 to S9) or digital output port O6 to O9, group 2 (LCD)			
S10/O10-S13/O13	33-36	0	Segment lines (S10 to S13) or digital output port O10 to O13, group 3 (LCD)			
S14/O14-S16/O16	37-39	0	Segment lines (S14 to S17) or digital output port O14 to O17, group 4 (LCD)			
S27/O27/CMPI	43	I/O	Segment line (S27) or digital output port O27 group 7, can be used as a comparator input port CMPI (timer/port)			
TCK	3	I	Test clock. TCK is a clock input terminal for device programming and test.			
TDI/VPP	1	I	Test data input port. TDI/VPP is used as a data input terminal or an input for programming voltage.			
TDO/TDI	48	I/O	Test data output port. TDO/TDI is used as a data output terminal or as a data input during programming.			
TMS	2	ı	Test mode select. TMS is an input terminal for device programming and test.			
TP0.0	19	O/Z	General-purpose 3-state digital output port, bit 0 (timer/port)			
TP0.1	20	O/Z	General-purpose 3-state digital output port, bit 1 (timer/port)			
TP0.2	21	O/Z	General-purpose 3-state digital output port, bit 2 (timer/port)			
TP0.3	22	O/Z	General-purpose 3-state digital output port, bit 3 (timer/port)			
TP0.5	23	I/O/Z	General-purpose 3-state digital I/O pin, bit 5 (timer/port)			
Vcc	7		Supply voltage			
Vss	6, 41		Ground references			
XBUF	5	0	Clock signal output of system clock (MCLK) or crystal clock (ACLK)			
Xin	10	ı	Input terminal of crystal oscillator			
Xout/TCLK	11	I/O	Output terminal of crystal oscillator or test clock input			

short-form description

processing unit

The processing unit is based on a consistent and orthogonal designed CPU and instruction set. This design structure results in a RISC-like architecture, highly transparent to the application development and distinguishable by the ease of programming. All operations other than program-flow instructions are consequently performed as register operations in conjunction with seven addressing modes for source and four modes for destination operand.

CPU

Sixteen registers located inside the CPU provide reduced instruction execution time. This reduces a register-register operation execution time to one cycle of the processor frequency.

Four registers are reserved for special use as a program counter, a stack pointer, a status register, and a constant generator. The remaining ones are available as general-purpose registers.

Peripherals connected to the CPU using a data address and control bus can be handled easily with all instructions for memory manipulation.

instruction set

The instruction set for this register-register architecture provides a powerful and easy-to-use

Program Counter

Stack Pointer

SP/R1

Status Register

SR/CG1/R2

Constant Generator

CG2/R3

General-Purpose Register

General-Purpose Register

General-Purpose Register

General-Purpose Register

R14

General-Purpose Register

R15

assembly language. The instruction set consists of 51 instructions with three formats and seven addressing modes. Table 1 provides a summation and example of the three types of instruction formats; the addressing modes are listed in Table 2.

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4, R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	e.g. CALL R8	$PC \rightarrow (TOS),R8 \rightarrow PC$
Relative jump, un-/conditional	e.g. JNE	Jump-on equal bit = 0

Each instruction that operates on word and byte data is identified by the suffix B.

Examples: Instructions for word operation Instructions for byte operation

MOV EDE,TONI MOV.B EDE,TONI ADD #235h,&MEM ADD.B #35h,&MEM

PUSH R5 PUSH.B R5

SWPB R5 -



ADDRESS MODE	s	d	SYNTAX	EXAMPLE	OPERATION
Register	$\sqrt{}$	V	MOV Rs, Rd	MOV R10, R11	R10 → R11
Indexed	$\sqrt{}$	V	MOV X(Rn), Y(Rm)	MOV 2(R5), 6(R6)	$M(2 + R5) \rightarrow M(6 + R6)$
Symbolic (PC relative)	$\sqrt{}$	V	MOV EDE, TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	$\sqrt{}$	V	MOV &MEM, &TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	$\sqrt{}$		MOV @Rn, Y(Rm)	MOV @R10, Tab(R6)	M(R10) → M(Tab + R6)
Indirect autoincrement	$\sqrt{}$		MOV @Rn+, RM	MOV @R10+, R11	$M(R10) \rightarrow R11, R10 + 2 \rightarrow R10$
Immediate	$\sqrt{}$		MOV #X, TONI	MOV #45, TONI	#45 → M(TONI)

NOTE: s = source d = destination

Computed branches (BR) and subroutine call (CALL) instructions use the same addressing modes as the other instructions. These addressing modes provide *indirect* addressing, ideally suited for computed branches and calls. The full use of this programming capability permits a program structure different from conventional 8- and 16-bit controllers. For example, numerous routines can easily be designed to deal with pointers and stacks instead of using flag type programs for flow control.

operation modes and interrupts

The MSP430 operating modes support various advanced requirements for ultra low-power and ultra-low energy consumption. This is achieved by the management of the operations during the different module operation modes and CPU states. The requirements are fully supported during interrupt event handling. An interrupt event awakens the system from each of the various operating modes and returns with the RETI instruction to the mode that was selected before the interrupt event. The clocks used are ACLK and MCLK. ACLK is the crystal frequency and MCLK, a multiple of ACLK, is used as the system clock.

The software can configure five operating modes:

- Active mode (AM). The CPU is enabled with different combinations of active peripheral modules.
- Low-power mode 0 (LPM0). The CPU is disabled, peripheral operation continues, ACLK and MCLK signals are active, and loop control for MCLK is active.
- Low-power mode 1 (LPM1). The CPU is disabled, peripheral operation continues, ACLK and MCLK signals are active, and loop control for MCLK is inactive.
- Low-power mode 2 (LPM2). The CPU is disabled, peripheral operation continues, ACLK signal is active, and MCLK and loop control for MCLK are inactive.
- Low-power mode 3 (LPM3). The CPU is disabled, peripheral operation continues, ACLK signal is active, MCLK and loop control for MCLK are inactive, and the dc generator for the digital controlled oscillator (DCO) (→MCLK generator) is switched off.
- Low-power mode 4 (LPM4). The CPU is disabled, peripheral operation continues, ACLK signal is inactive (crystal oscillator stopped), MCLK and loop control for MCLK are inactive, and the dc generator for the DCO is switched off.

The special function registers (SFR) include module-enable bits that stop or enable the operation of the specific peripheral module. All registers of the peripherals may be accessed if the operational function is stopped or enabled. However, some peripheral current-saving functions are accessed through the state of local register bits. An example is the enable/disable of the analog voltage generator in the LCD peripheral, which is turned on or off using one register bit.

operation modes and interrupts (continued)

The most general bits that influence current consumption and support fast turn-on from low power operating modes are located in the status register (SR). Four of these bits control the CPU and the system clock generator: SCG1, SCG0, OscOff, and CPUOff.

15	9	8	7							0	
Reserved For Future Enhancements		V	SCG1	SCG0	OscOff	CPUOff	GIE	N	Z	С	
rw-0		rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the ROM with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog	WDTIFG (see Note 1) Reset		0FFFEh	15, highest
NMI, oscillator fault	NMIIFG (see Notes 1 and 3) OFIFG (see Notes 1 and 4) Nonmaskable, (Non)maskable		0FFFCh	14
Dedicated I/O P0.0	P0.0IFG	Maskable	0FFFAh	13
Dedicated I/O P0.1	P0.1IFG	Maskable	0FFF8h	12
8-Bit Timer/Counter	FU. HFG	iviaskable	UFFFOII	12
			0FFF6h	11
Watchdog Timer	WDTIFG	Maskable	0FFF4h	10
			0FFF2h	9
			0FFF0h	8
			0FFEEh	7
			0FFECh	6
Timer/Port	RC1FG, RC2FG, EN1FG (see Note 2)	Maskable	0FFEAh	5
			0FFE8h	4
			0FFE6h	3
			0FFE4h	2
Basic Timer1	BTIFG	Maskable	0FFE2h	1
I/O Port 0.2-7	P0.27IFG (see Note 1)	Maskable	0FFE0h	0, lowest

NOTES: 1. Multiple source flags

- 2. Timer/port interrupt flags are located in the timer/port registers
- 3. Non maskable: neither the individual nor the general interrupt enable bit will disable an interrupt event.
- 4. (Non) maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable bit cannot.



special function registers


Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1 and 2

Legend

rw:

rw-0:





Bit can be read and written.

SFR bit is not present in device.

Bit can be read and written. It is reset by PUC

memory organization

	MSP430C311S		MSP430C312		MSP430C313		MSP430C314		MSP430C315
FFFFh	Int. Vector								
FFE0h FFDFh		FFE0h FFDFh	\vdash	FFE0h FFDFh		FFE0h FFDFh		FFE0h FFDFh	
F800h	2 kB ROM	FFDFII	4 kB ROM	FFDFII		FFDFII		FFDFII	
FOUUII					8 kB ROM				
		F000h	\vdash				12 kB ROM		
				E000h					16 kB ROM
			1 1	Loodii					
			1 1			D000h			
			1 1					C000h	
			1 1						
			1 1			03FFh		02EEb	
			1 1			0200h	512B RAM	03FFh 0200h	512B RAM
027Fh	128B RAM	02FFh 0200h	256B RAM	02FFh 0200h	256B RAM				
0200h 01FFh		0200h 01FFh	<u> </u>	0200h 01FFh		01FFh		01FFh	
0100h	16b Per.								
00FFh	8b Per.								
0010h 000Fh	CED.	0010h 000Fh	EED.	0010h 000Fh	CED	0010h 000Fh	eep.	0010h 000Fh	CED.
0000h	SFR								
			MSP430P315						
	MSP430P313		MSP430P315S	;					
	PMS430E313		PMS430E315						
FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector						
FFDFh		FFDFh							
11 0111	8 kB OTP	110111							
	or		1 1						
	EPROM		1 1						
E000h			16 kB						
2000			OTP or						
			EPROM						
		C000h	1 1						
		Cooon							
			1 1						
		03FFh	512B RAM						
02FFh 0200h	256B RAM	0200h							
0200h 01FFh	46h D	01FFh	46h Der						
0100h	16b Per.	0100h	16b Per.						
00FFh	8b Per.	00FFh	8b Per.						
0010h 000Fh	SFR	0010h 000Fh	SFR						
0000h	J-K	0000h	3FK						

[†]MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.

peripherals

Peripherals connected to the CPU through a data, address, and control busses can be handled easily with instructions for memory manipulation.

oscillator and system clock

Two clocks are used in the system: the system (master) clock (MCLK) and the auxiliary clock (ACLK). The MCLK is a multiple of the ACLK. The ACLK runs with the crystal oscillator frequency. The special design of the oscillator supports the feature of low current consumption and the use of a 32 768 Hz crystal. The crystal is connected across two terminals without requiring any other external components.

The oscillator starts after applying VCC, due to a reset of the control bit (OscOff) in the status register (SR). It can be stopped by setting the OscOff bit to a 1. The enabled clock signals ACLK, ACLK/2, ACLK/4, or MCLK are accessible for use by external devices at output terminal XBUF.

The controller system clock has to operate with different requirements according to the application and system conditions. Requirements include:

- High frequency in order to react quickly to system hardware requests or events
- Low frequency in order to minimize current consumption, EMI, etc.
- Stable frequency for timer applications e.g. real-time clock (RTC)
- Enable start-stop operation with a minimum delay

These requirements cannot all be met with fast frequency high-Q crystals or with RC-type low-Q oscillators. The compromise selected for the MSP430 uses a low-crystal frequency, which is multiplied to achieve the desired nominal operating range:

$$f_{(system)} = (N+1) \times f_{(crystal)}$$

The crystal frequency multiplication is achieved with a frequency locked loop (FLL) technique. The factor N is set to 31 after a power-up clear condition. The FLL technique, in combination with a digital controlled oscillator (DCO), provides immediate start-up capability together with long-term crystal stability. The frequency variation of the DCO with the FLL inactive is typically 330 ppm, which means that with a cycle time of 1 μ s, the maximum possible variation is 0.33 ns. For more precise timing, the FLL can be used. This forces longer cycle times if the previous cycle time was shorter than the selected one. This switching of cycle times makes it possible to meet the chosen system frequency over a long period of time.

The start-up operation of the system clock depends on the previous machine state. During a power-up clear (PUC), the DCO is reset to its lowest possible frequency. The control logic starts operation immediately after removal of the PUC condition. Correct operation of the FLL control logic requires the presence of a stable crystal oscillator.

peripherals (continued)

digital I/O

There is one eight-bit I/O port, Port0, that is implemented (MSP430C311S and MSP430P315S have six bits available on external pins). Six control registers give maximum digital input/output flexibility to the application:

- All individual I/O bits are programmable independently.
- Any combination of input, output, and interrupt conditions is possible.
- Interrupt processing of external events is fully implemented for all eight bits of port P0.
- Provides read/write access to all registers with all instructions

The six registers are:

•	Input register	8 bits	contains information at the pins
•	Output register	8 bits	contains output information
•	Direction register	8 bits	controls direction
•	Interrupt flags	6 bits	indicates if interrupt(s) are pending
•	Interrupt edge select	8 bits	contains input signal change necessary for interrupt
•	Interrupt enable	6 bits	contains interrupt enable bits

All these registers contain eight bits except for the interrupt flag register and the interrupt enable register. The two least significant bits (LSBs) of the interrupt flag and interrupt enable registers are located in the special functions register (SFR). Three interrupt vectors are implemented, one for Port0.0, one for Port0.1, and one commonly used for any interrupt event on Port0.2 to Port0.7. The Port0.1 and Port0.2 pin function is shared with the 8-bit timer/counter.

LCD drive

Liquid crystal displays (LCDs) for static, 2-, 3-, and 4-MUX operations can be driven directly. The controller LCD logic operation is defined by software using memory-bit manipulation. LCD memory is part of the LCD module and not part of the data memory. Eight mode and control bits define the operation and current consumption of the LCD drive. The information for the individual digits can be easily obtained using table programming techniques combined with the correct addressing mode. The segment information is stored in LCD memory using instructions for memory manipulation.

The drive capability is mainly defined by the external resistor divider that supports the analog levels for 2-, 3-, and 4-MUX operation. Groups of the LCD segment lines can be selected for digital output signals. The MSP430x31x has four common signals and 23 segment lines. The MSP430C311S and MSP430P315S have four common lines and 16 segment lines.

Timer/Port

The Timer/Port module has two 8-bit counters, an input that triggers one counter, and six digital outputs in the MSP430x31x (MSP430C311S, MSP430C315S have five digital outputs available on external pins) with high-impedance state capability. Both counters have an independent clock-selector for selecting an external signal or one of the internal clocks (ACLK or MCLK). One counter has an extended control capability to halt, count continuously, or gate the counter by selecting one of two external signals. This gate signal sets the interrupt flag, if an external signal is selected, and the gate stops the counter.

Both timers can be read from and written to by software. The two 8-bit counters can be cascaded to a 16-bit counter. A common interrupt vector is implemented. The interrupt flag can be set from three events in the 8-bit counter mode (gate signal, overflow from the counters) or from two events in the 16-bit counter mode (gate signal, overflow from the MSB of the cascaded counter).



peripherals (continued)

slope A/D conversion

Slope A/D conversion is accomplished with the timer/port module using external resistor(s) for reference (R_{ref}), external resistor(s) to the measured (R_{meas}), and an external capacitor. The external components are driven by software in such a way that the internal counter measures the time that is needed to charge or discharge the capacitor. The reference resistor's (R_{ref}) charge or discharge time is represented by N_{meas} counts. The unknown resistors (R_{meas}) charge or discharge time is represented by N_{meas} counts. The unknown resistor's value (R_{meas}) is the value of R_{ref} multiplied by the relative number of counts (N_{meas}/N_{ref}). This value determines resistive sensor values that correspond to the physical data, for example temperature, when an NTC or PTC resistor is used.

Basic Timer1

The Basic Timer1 (BT1) divides the frequency of MCLK or ACLK, as selected with the SSEL bit, to provide low frequency control signals. This is done within the system by one central divider, the basic timer1, to support low current applications. The BTCTL control register contains the flags which controls or selects the different operational functions. When the supply voltage is applied or when a reset of the device (RST/NMI pin), a watchdog overflow, or a watchdog security key violation occurs, all bits in the register hold undefined or unchanged status. The user software usually configures the operational conditions on the BT1 during initialization.

The Basic Timer1 has two 8 bit timers which can be cascaded to a 16 bit timer. Both timers can be read and written by software. Two bits in the SFR address range handle the system control interaction according to the function implemented in the Basic Timer1. These two bits are the Basic Timer1 interrupt flag (BTIFG) and the basic timer interrupt enable (BTIE) bit.

Watchdog Timer

The primary function of the Watchdog Timer (WDT) module is to perform a controlled system restart after a software problem has occurred. If the selected time interval expires, a system reset is generated. If this watchdog function is not needed in an application, the module can work as an interval timer, which generates an interrupt after the selected time interval.

The Watchdog Timer counter (WDTCNT) is a 15/16-bit up-counter which is not directly accessible by software. The WDTCNT is controlled using the Watchdog Timer control register (WDTCTL), which is a 16-bit read/write register. Writing to WDTCTL, in both operating modes (watchdog or timer) is only possible by using the correct password in the high-byte. The low-byte stores data written to the WDTCTL. The high-byte password is 05Ah. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC is generated. When the password is read its value is 069h. This minimizes accidental write operations to the WDTCTL register. In addition to the Watchdog Timer control bits, there are two bits included in the WDTCTL which configure the NMI pin.

8-Bit Timer/Counter

The 8-bit interval timer supports three major functions for the application:

- Serial communication or data exchange
- Pulse counting or pulse accumulation
- Timer

The 8-bit Timer/Counter peripheral includes the following major blocks: an 8-bit up-counter with preload-register, an 8-bit control register, an input clock selector, an edge detection (e.g. start bit detection for asynchronous protocols), and an input and output data latch, triggered by the carry-out-signal from the 8-bit counter.

The 8-bit counter counts up with an input clock, which is selected by two control bits from the control register. The four possible clock sources are MCLK, ACLK, the external signal from terminal P0.1, and the signal from the logical AND of MCLK and terminal P0.1.



8-Bit Timer/Counter (continued)

Two counter inputs (load, enable) control the counter operation. The load input controls load operations. A write-access to the counter results in loading the content of the preload-register into the counter. The software writes or reads the preload-register with all instructions. The preload-register acts as a buffer and can be written immediately after the load of the counter is completed. The enable input enables the count operation. When the enable signal is set to high, the counter will count up each time a positive clock edge is applied to the clock input of the counter.

Serial protocols, like UART protocol, need start-bit edge-detection to determine, at the receiver, the start of a data transmission. When this function is activated, the counter starts counting after start-bit condition is detected. The first signal level is sampled into the RXD input data-latch after completing the first timing interval, which is programmed into the counter. Two latches used for input and output data (RXD_FF and TXD_FF) are clocked by the counter after the programmed timing interval has elapsed.

UART

The serial communication is realized by using software and the 8-bit timer/counter hardware. The hardware supports the output of the serial data stream, bit-by-bit, with the timing determined by the counter. The software/hardware interface connects the mixed signal controller to external devices, systems, or networks.

peripheral file map

PERIPHERALS WITH WORD ACCESS							
Watchdog	Watchdog Timer control	WDTCTL	0120h				
PER	PERIPHERALS WITH BYTE ACCESS						
EPROM	EPROMEPROM controlEPCTL054						
Crystal buffer	Crystal buffer control	CBCTL	053h				
System clock	SCG frequency control SCG frequency integrator SCG frequency integrator	SCFQCTL SCFI1 SCFI0	052h 051h 050h				
Timer /Port	Timer/Port enable Timer/Port data Timer/Port counter2 Timer/Port counter1 Timer/Port control	TPE TPD TPCNT2 TPCNT1 TPCTL	04Fh 04Eh 04Dh 04Ch 04Bh				
8-Bit Timer/Counter	8-Bit Timer/Counter data 8-Bit Timer/Counter preload 8-Bit Timer/Counter control	TCDAT TCPLD TCCTL	044h 043h 042h				
Basic Timer1	Basic Timer/Counter2 Basic Timer/Counter1 Basic Timer control	BTCNT2 BTCNT1 BTCTL	047h 046h 040h				
LCD	LCD memory 15 : LCD memory1 LCD control & mode	LCDM15 LCDM1 LCDCTL	03Fh 031h 030h				
Port P0	Port P0 interrupt enable Port P0 interrupt edge select Port P0 interrupt flag Port P0 direction Port P0 output Port P0 input	POIE POIES POIFG PODIR POOUT POIN	015h 014h 013h 012h 011h 010h				
Special function	SFR interrupt flag2 SFR interrupt flag1 SFR interrupt enable2 SFR interrupt enable1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h				



absolute maximum ratings†

Voltage applied at V _{CC} to V _{SS}	0.3 V to 6 V
Voltage applied to any pin (referenced to V _{SS})	
Diode current at any device terminal	±2 mA
Storage temperature, T _{Stq} (unprogrammed device)	–55°C to 150°C
Storage temperature, T _{sto} (programmed device)	


[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
	MSP430Cxxx	2.5		5.5		
Supply voltage, V _{CC}	MSP430P313 [‡] , PMS430E313 [‡]	2.7		5.5	V	
	MSP430P315, PMS430E315	2.7		5.5		
Cumply yelto go during programming Van	MSP430P313	2.7		5.5	V	
Supply voltage during programming, V _{CC}	MSP430P315	4.5		5.5	V	
Supply voltage, V _{SS}	-		0		V	
	MSP430C31x	40		0.E		
Operating free-air temperature range, TA	MSP430P31x	-40		85	°C	
	PMS430E31x		25		1	
XTAL frequency, f(XTAL)	•		32 768		Hz	
Proceedings of Asian MOLIC	V _{CC} = 3 V	DC		2.2	N 41 1-	
Processor frequency f _(system) (signal MCLK) f _{system}	V _{CC} = 5 V	DC		3.3	MHz	
Low-level input voltage, V _{IL} (excluding Xin, Xout)		VSS		V _{SS} +0.8	V	
High-level input voltage, VIH (excluding Xin, Xout)	V 2.V/5.V	0.7×V _{CC}	0.7×V _{CC} V		1	
Low-level input voltage, V _{IL} (Xin, Xout)	$V_{CC} = 3 \text{ V/5 V}$	V _{SS}		0.2×V _{CC}	V	
High-level input voltage, VIH(Xin, Xout)]	0.8×V _{CC}		Vcc	V	


[‡] MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.



NOTE: Minimum processor frequency is defined by system clock.

Figure 1. Processor Frequency vs Supply Voltage, C Versions





NOTE: Minimum processor frequency is defined by system clock.

Figure 2. Processor Frequency vs Supply Voltage, P/E Versions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

supply current (into V_{CC}) excluding external current ($f_{(system)} = 1 \text{ MHz}$)

	PARAMETER		TEST CONI	DITIONS	MIN NOM	MAX	UNIT
		C31x	T _A = -40°C + 85°C	V _{CC} = 3 V	400	500	
		CSTX	1A = -40 C + 65 C	$V_{CC} = 5 V$	730	850	
1,,,,,	Active mode	P313 [†]	T 40°C + 95°C	V _{CC} = 3 V	2100	2700	
I(AM)	Active mode		$T_A = -40^{\circ}C + 85^{\circ}C$	V _{CC} = 5 V	7000	8600	μΑ
		P315(S)	T _A = -40°C + 85°C	VCC = 3 V	490	550	
L		F315(3)	I A = -40 C + 65 C	V _{CC} = 5 V	960	1050	
	Low-power mode, (LPM0,1)	C31x	T 40°C + 95°C	V _{CC} = 3 V	50	70	
		CSIX	$T_A = -40^{\circ}C + 85^{\circ}C$	V _{CC} = 5 V	100	130	μА
1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		P313 [†]	T _A = -40°C + 85°C	V _{CC} = 3 V	70	85	
I(CPUOff)		F3131	$IA = -40^{\circ}C + 65^{\circ}C$	$V_{CC} = 5 V$	150	170	
		D245(C)	$T_A = -40^{\circ}C + 85^{\circ}C$	VCC = 3 V	50	70	
L		P315(S)	1A = -40 C + 65 C	V _{CC} = 5 V	100	130	
la pres	Low power made (LDM2)		$T_A = -40^{\circ}C + 85^{\circ}C$	VCC = 3 V	6	12	
I(LPM2)	Low-power mode, (LPM2)			V _{CC} = 5 V	13	25	μΑ
			T _A = −40°C		1.5	2.4	
			T _A = 25°C	V _{CC} = 3 V	1.3	2	
10 50 45)	Low power mode (LDM2)		T _A = 85°C		1.6	2.8	
I(LPM3)	Low-power mode, (LPM3)		$T_A = -40^{\circ}C$		5.2	7	μΑ
			T _A = 25°C	$V_{CC} = 5 V$	4.2	6	
L			T _A = 85°C]	4.8	5.4	
			$T_A = -40^{\circ}C$		0.1	0.8	
I _(LPM4)	Low-power mode, (LPM4)		T _A = 25°C	V _{CC} = 3 V/5 V	0.1	0.8	μΑ
			T _A = 85°C		0.4	1.3	

[†] MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.

NOTE: All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current. The current consumption in LPM2 and LPM3 are measured with active basic timer (ACLK selected) and LCD module. (f_{LCD} = 1024 Hz, 4 mux)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

current consumption of active mode versus system frequency, C versions only

 $I_{AM} = I_{AM[1 \text{ MHz}]} \times f_{system} [MHz]$

current consumption of active mode versus supply voltage, C versions only

 $I_{AM} = I_{AM[3\ V]} + 200\ \mu A/V \times (V_{CC} - 3\ V)$

schmitt-trigger inputs port 0, Timer/Port, CIN, TP0.5

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT	
\/. -	Positive-going input threshold voltage	VCC = 3 V	1.2	2.1	V	
V _{IT+} Positive-going input thr	Positive-going input tineshold voltage	V _{CC} = 5 V	2.3	3.4	ı v	
\/	No matical participation in the state of the	VCC = 3 V	0.5	1.35	\ \	
V _{IT} Negati	Negative-going input threshold voltage	V _{CC} = 5 V	1.4	2.3	V	
\/.	Input hysteresis (V _{IT+} - V _{IT-})	VCC = 3 V	0.3	1	V	
V _{hys}		V _{CC} = 5 V	0.6	1.4	ľ	

standard inputs TCK, TMS, TDI, RST/NMI

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
V _{IL}	Low-level input voltage	Vcc = 3 V/5 V	VSS	V _{SS} +0.8	V
VIH	High-level input voltage	ACC = 3 A/2 A	0.7V _{CC}	Vcc	\ \ \

outputs port 0, P0.x, Timer/Port, TP0.0 - 5, LCD: S2/O2 to S26/O26 XBUF:XBUF, JTAG:TDO

	PARAMETER	TES	T CONDITIONS	3	MIN	NOM	MAX	UNIT
		$I_{OH} = -1.2 \text{ mA},$	$V_{CC} = 3 V$,	See Note 5	V _{CC} -0.4		VCC	
V _{OH} High-level out	High-level output voltage	$I_{OH} = -3.5 \text{ mA},$	$V_{CC} = 3 V$,	See Note 6	V _{CC} -1		VCC	V
	nigh-level output voltage	$I_{OH} = -1.5 \text{ mA},$	$V_{CC} = 5 V$,	See Note 5	V _{CC} −0.4		VCC	V
		$I_{OH} = -4.5 \text{ mA},$	$V_{CC} = 5 V$,	See Note 6	V _{CC} -1		VCC	
		$I_{OL} = 1.2 \text{ mA},$	$V_{CC} = 3 V$,	See Note 5	VSS	,	V _{SS} +0.4	
VOL	Low-level output voltage	$I_{OL} = 3.5 \text{ mA},$	$V_{CC} = 3 V$,	See Note 6	VSS		V _{SS} +1	V
VOL	Low-level output voltage	I _{OL} = 1.5 mA,	$V_{CC} = 5 V$	See Note 5	V _{SS}	,	V _{SS} +0.4	V
		$I_{OL} = 4.5 \text{ mA},$	$V_{CC} = 5 V$,	See Note 6	V _{SS}		V _{SS} +1	

- NOTES: 5. The maximum total current, I_{OH}max and I_{OL}max, for all outputs combined, should not exceed ±9.6 mA to hold the maximum voltage drop specified.
 - 6. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±20 mA to hold the maximum voltage drop specified.

leakage current (see Note 7)

	PARAMETER	TEST COND	ITIONS	MIN	NOM	MAX	UNIT
lkg(TP)	High-impedance leakage current, timer/port	Timer/port:V _{TP0.x} , V _{CC} = 3 V/5 V,	CIN = V _{SS} , V _{CC} , (see Note 8)			±50	nA
I _{lkg(S27)}	High-impedance leakage current, S27	$V_{S27} = V_{SS}$ to V_{CC} ,	$V_{CC} = 3 \text{ V/5 V}$			±50	nA
Ilkg(P0x)	Leakage current, port 0	Port P0: P0.x, $0 \le x \le 7$, (see Note 9)	V _{CC} = 3 V/5 V,			±50	nA

- NOTES: 7. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.
 - 8. All timer/port pins TP0.0 to TP0.5 are Hi-Z. Pins CIN and TP.0 to TP0.5 are connected together during leakage current measurement. In the leakage measurement the input CIN is included. The input voltage is VSS or VCC.
 - 9. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

optional resistors, individually programmable with ROM code, P0.x, (see Note 10)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
R _(opt1)		V _{CC} = 3 V/5 V	2.1	4.1	6.2	kΩ
R _(opt2)		V _{CC} = 3 V/5 V	3.1	6.2	9.3	kΩ
R _(opt3)		V _{CC} = 3 V/5 V	6	12	18	kΩ
R _(opt4)		V _{CC} = 3 V/5 V	10	19	29	kΩ
R _(opt5)		V _{CC} = 3 V/5 V	19	37	56	kΩ
R _(opt6)		V _{CC} = 3 V/5 V	38	75	113	kΩ
R _(opt7)		V _{CC} = 3 V/5 V	56	112	168	kΩ
R _(opt8)		V _{CC} = 3 V/5 V	94	187	281	kΩ
R _(opt9)		V _{CC} = 3 V/5 V	131	261	392	kΩ
R _(opt10)		V _{CC} = 3 V/5 V	167	337	506	kΩ

NOTE 10: Optional resistors R_{Optx} for pull-down or pull-up are not programmed in standard OTP/EPROM devices P/E313 (MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315) and P/E315(s)

inputs P0.x, CIN, TP.5; output XBUF

	PARAMETER	TEST CONDITIONS	VCC	MIN	NOM	MAX	UNIT
^t (int)	External interrupt timing	Port P0 External trigger signal for the interrupt flag, (see Notes 11 and 12)	3 V/5 V	1.5			cycle
f _(IN)	Input frequency		3 V/5 V	DC		f(system)	MHz
t(H) or t(L)	High level or low level time	P0.x, CIN, TP.5	3 V	225			ns
t(H) or t(L)	Thigh level of low level time		5 V	150			ns
f(XBUF)	Clock output frequency	XBUF, C _L = 20 pF	3 V/5 V			f(system)	MHz
		XBUF, $C_L = 20 \text{ pF}$,					
+0.4.1	Duty cycle of clock output frequency	f(MCLK)= 1.1 MHz	3V/5V	40%			
(Xdc)	Duty cycle of clock output frequency	f(XBUF) = f(ACLK)	3V/5V	35%		60%	
		f(XBUF) = f(ACLK/n)	3V/5V		50%	65%	

NOTES: 11. The external signal sets the interrupt flag every time t_{int} is met. It may be set even with trigger signals shorter than t_{int}. The conditions to set the flag must be met independently from this timing constraint. T_{int} is defined in MCLK cycles.

crystal oscillator, Xin, Xout

	PARAMETER	TEST CONDITIONS	MIN NOM	MAX	UNIT
C _(Xin)	Integrated capacitance at input	V _{CC} = 3 V/5 V	12		pF
C _(Xout)	Integrated capacitance at output	V _{CC} = 3 V/5 V	12		pF



^{12.} The external interrupt signal cannot exceed the maximum inut frequency $(f_{(in)})$.

electrical characteristics over recommended and operating free-air temperature range (unless otherwise noted) (continued)

PARA	METER	TEST CONDITIONS		MIN	NOM MAX	UNIT
f(NOM)	DCO	N _{DCO} = 1A0h FN_4=FN_3=FN_2=0	V _{CC} = 3 V/5 V		1	MHz
	fnoos	NDCO = 00 0110 0000 FN_4=FN_3=FN_2=0	V _{CC} = 3 V	0.15	0.6	
farorn	fDCO3	14DCQ = 00 0110 0000 FN_4=FN_3=FN_2=0	V _{CC} = 5 V	0.18	0.62	MHz
f(NOM)	fnooss	NDCO = 11 0100 0000 FN_4=FN_3=FN_2=0	V _{CC} = 3 V	1.25	4.7	1011 12
	fDCO26	NDCO = 11 0100 0000 11N_4=1 N_3=11N_2=0	$V_{CC} = 5 V$	1.45	5.5	
	fnaaa	NDCO = 00 0110 0000 FN_4=FN_3=0, FN_2=1	VCC = 3 V	0.36	1.05	
2vf (NOA)	fDCO3	NDCO = 00 0110 0000 FN_4=FN_3=0, FN_2=1	V _{CC} = 5 V	0.39	1.2	MHz
2xf(NOM)	fnoss	N= 00 - 11 0100 0000 EN 4-EN 2-0 EN 2-1	V _{CC} = 3 V	2.5	8.1	1011 12
	fDC26	N _{DCO} = 11 0100 0000 FN_4=FN_3=0, FN_2=1	V _{CC} = 5 V	3	9.9]
	fpoos	f _{DCO3} N _{DCO} = 00 0110 0000 FN_4=0, FN_3= 1, FN_2=X	V _{CC} = 3 V	0.5	1.5	
2vf	IDCO3		V _{CC} = 5 V	0.6	1.8	MHz
^{3xf} (NOM)	6	N= == 44.0400.0000 FN 4.0 FN 2.4 FN 2.V	VCC = 3 V	3.7	11	IVITIZ
	fDCO26	N _{DCO} = 11 0100 0000 FN_4= 0, FN_3=1, FN_2=X	V _{CC} = 5 V	4.5	13.8]
	4	N 00 0440 0000 FN 4 4 FN 2 FN 0 V	V _{CC} = 3 V	0.7	1.85	
1) f (, , , , , ,)	fDCO3	N _{DCO} = 00 0110 0000 FN_4 =1, FN_3=FN_2=X	V _{CC} = 5 V	0.8	2.4	1 1
^{4xf} (NOM)	£	N 44 0400 0000 FN 4 4 FN 2 FN 0 V	V _{CC} = 3 V	4.8	13.3	MHz
	fDCO26	N _{DCO} = 11 0100 0000 FN_4=1, FN_3=FN_2=X	V _{CC} = 5 V	6	17.7	1
N _{DCO}		f _{MCLK} = f _{NOM} FN_4=FN_3=FN_2=0	V _{CC} = 3 V/5 V	A0h	1A0h 340h	
S		$f_{NDCO+1} = S \times f_{NDCO}$	V _{CC} = 3 V/5 V	1.07	1.13	




Figure 3

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

LCD

PAR	AMETER	TEST CONI	DITIONS	MIN	NOM	MAX	UNIT
V ₂₃	Analog voltage	Voltage at R23	V _{CC} = 3 V/5 V	(VCC-VSS)× 2/3+VSS			V
V ₁₃	Analog voltage	Voltage at R13	V _{CC} = 3 V/5 V	(V _{CC} -V _{SS}) × 1/3+V _{SS}			V
VO(HLCD)	Output 1 (HLCD)	I _(HLCD) <= 10 nA		V _{CC} -0.125		VCC	V
VO(LLCD)	Output 0 (LLCD)	I _(LLCD) <= 10 nA	V _{CC} = 3 V/5 V	VSS		V _{SS} +0.125	V
I _I (R13)	Input leakage (see Note 13)	R13 = $V_{CC}/3$ R23 = $2 V_{CC}/3$	VCC = 3 V/3 V			±20	nA
$r_{O(R13)}$ to $S_{(XX)}$ $r_{O(R23)}$ to $S_{(XX)}$	Output (SXX)	$I_{(SXX)} = -3 \mu A,$	V _{CC} = 3 V/5 V			33	kΩ

NOTE 13: $I_{(IRxx)}$ is measured with no load on the segment or common LCD I/O pins.

comparator (Timer/Port)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
le s	Comparator (timer/port)	CPON = 1	V _{CC} = 3 V		250	350	
I(com)		CPON = 1	V _{CC} = 5 V		450	600	μΑ
V _{ref(com)}	Internal reference voltage at (-) terminal	CPON = 1	V _{CC} = 3 V/5 V	0.230×V _{CC}	0.25×V _{CC}	0.260×V _{CC}	V
V _{hys} (com)	Input hysteresis (comparator)	CPON = 1	V _{CC} = 3 V		5	37	mV
			V _{CC} = 5 V		10	42	IIIV

RAM

PARAMETER		TEST CONDITIONS		NOM	MAX	UNIT
V _{RAMh} CPU halted (see Note 14)			1.8			V

NOTE 14: This parameter defines the minimum supply voltage when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

PUC/POR

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
^t (POR_delay)					150	250	μs
		$T_A = -40^{\circ}C$		1.5		2.4	V
V(POR)	POR	T _A = 25°C	V _{CC} = 3 V/5 V	1.2		2.1	V
		T _A = 85°C	VCC = 3 V/3 V	0.9		1.8	V
V _(min)				0		0.4	V
t(reset)	PUC/POR	Reset is accepted internally		2			μs






Figure 4. Power-On Reset (POR) vs Supply Voltage




Figure 5. V_(POR) vs Temperature

wakeup from LPM3

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
		f = 1 MHz	V _{CC} = 3 V			6	μs
^t (LPM3)	Delay time		V _{CC} = 5 V				
		f = 2 MHz	V _{CC} = 3 V		6		
			V _{CC} = 5 V		6		
		f = 3 MHz	V _C C = 5 V	6			

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

JTAG, program memory

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
france	TCK fraguancy	V _{CC} = 3 V	DC		5	MHz	
f(TCK)	JTAG/Test	TCK frequency	V _{CC} = 5 V	DC		10	IVI□∠
R _(TEST)	TAG/Test	Pullup resistors on TMS, TCK, TDI (see Note 15)	V _{CC} = 3 V/5 V	25	60	90	kΩ
		Fuse blow voltage, C versions (see Note 15)	V _{CC} = 3 V/5 V	5.5		6	
V _(FB)	JTAG/Fuse (see Note 16)	Fuse blow voltage, E/P versions (see Note 17)	V _{CC} = 3 V/5 V	11		12	V
I _(FB)		Supply current on TDI/VPP to blow fuse				100	mA
t(FB)		Time to blow the fuse				1	ms
\/(DD)	P313, E313	Programming voltage, applied to TDI/VPP		11	11.5	13	V
V(PP)	P315(S), E315	Programming voltage, applied to TDI/VPP		12	12.5	13	V
I(PP)		Current from programming voltage source				70	mA
t(pps)	EPROM (E) and OTP(P) –	Programming time, single pulse		5			ms
t(ppf)	versions only (see Note 18)	Programming time, fast algorithm			100		μs
Pn	,	Pulses for successful programming		4		100	Pulses
t(erase)	EPROM (E)	Erase time wave length 2537 Å at 15 Ws/cm ² (UV lamp of 12 mW/ cm ²)		30			min
		Write/erase cycles		1000			cycles
		Data retention T _J < 55°C		10			years

NOTES: 15. The TMS and TCK pullup resistors are implemented in all ROM(C) and EPROM(E) versions.

^{16.} Once the JTAG fuse is blown no further access to the MSP430 JTAG/test feature is possible.

^{17.} The voltage supply to blow the JTAG fuse is applied to TDI/VPP pin when fuse blowing is desired.

^{18.} Refer to the Recommended Operating Conditions for the correct $V_{\hbox{\scriptsize CC}}$ during programing.

JTAG fuse check mode

MSP430 devices that have the fuse on the TDI/VPP terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF}, of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TDI/VPP pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin, after power up, or if the TMS is being held low after power-up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.





Figure 6. Fuse Check Mode Current, MSP430P/E313,P/E315,C31x

Care must be taken to avoid accidentally activating the fuse check mode, including guarding against EMI/ESD spikes that could cause signal edges on the TMS pin.

Configuration of TMS, TCK, TDI/VPP and TDO/TDI pins in applications.

	С3хх	P/E3xx		
TDI	Open	68k, pulldown		
TDO	Open	68k, pulldown		
TMS	Open	Open		
TCK	Open	Open Open		

DIGITAL CONTROLLED OSCILLATOR FREQUENCY



DIGITAL CONTROLLED OSCILLATOR FREQUENCY






Figure 8


typical input/output schematics




CMOS INPUT (RST/NMI)




CMOS SCHMITT-TRIGGER INPUT (CIN)




I/O WITH SCHMITT-TRIGGER INPUT (P0.x, TP0.5)



CMOS 3-STATE OUTPUT (TP0.0-4, XBUF)



MSP430C31x: TMS, TCK MSP430P/E31x: TMS, TCK




MSP430C31x: TDO/TDI MSP430P/E31x: TDO/TDI

NOTES: A. Optional selection of pull-up or pull-down resistors with ROM (masked) versions.


B. Fuses for the optional pull-up and pull-down resistors can only be programmed at the factory.

typical input/output schematics



LCD OUTPUT (COM0-4, Sn, Sn/On)

NOTE: The signals VA, VB, VC, and VD come from the LCD module analog voltage generator.



- NOTES: A. During programming activity and when blowing the JTAG enable fuse, the TDI/VPP terminal is used to apply the correct voltage source. The TDO/TDI terminal is used to apply the test input data for JTAG circuitry.
 - B. The TDI/VPP terminal of the 'P31x and 'E31x does not have an internal pullup resistor. An external pulldown resistor is recommended to avoid a floating node, which could increase the current consumption of the device.
 - C. The TDO/TDI terminal is in a high-impedance state after POR. The 'P31x and 'E31x need a pullup or a pulldown resistor to avoid floating a node, which could increase the current consumption of the device.

Figure 9. MSP430P313/E313/P315(S)/E315: TDI/VPP, TDO/TDI




MECHANICAL DATA

DL (R-PDSO-G**)

48-PIN SHOWN


PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PMS430E313[†], PMS430E315 (FZ package)



NC - No internal connection

[†] MSP430P313/E313 not recommended for new designs – replaced by MSP430P315/E315.




MECHANICAL DATA

FZ (S-CQCC-J**)

28 LEAD SHOWN

J-LEADED CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.



4040219/B 03/95

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated