


28-Pin 8-Bit CMOS Microcontrollers

Microcontroller Core Features:

- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of Program Memory, 128 x 8 bytes of Data Memory (RAM)
- Interrupt capability (up to 7 internal/external interrupt sources)
- · Eight level deep hardware stack
- · Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Brown-out detection circuitry for Brown-out Reset (BOR)
- Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- Fully static design
- In-Circuit Serial Programming™
- Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Extended temperature ranges
- Low-power consumption:
 - < 2 mA @ 5V, 4 MHz
 - 22.5 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current


Pin Diagram



Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- · Capture, Compare, PWM module
- Capture is 16-bit, max. resolution is 12.5 ns, Compare is 16-bit, max. resolution is 200 ns, PWM maximum resolution is 10-bit
- · 8-bit multi-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with Enhanced SPI[™] and I²C[™]

Pin Diagrams



Key Features PICmicro™ Mid-Range Reference Manual (DS33023)	PIC16C62B	PIC16C72A	
Operating Frequency	DC - 20 MHz	DC - 20 MHz	
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	
Program Memory (14-bit words)	2K	2K	
Data Memory (bytes)	128	128	
Interrupts	6	7	
I/O Ports	Ports A,B,C	Ports A,B,C	
Timers	3	3	
Capture/Compare/PWM modules	1	1	
Serial Communications	SSP	SSP	
8-bit Analog-to-Digital Module	_	5 input channels	

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	
3.0	I/O Ports	
4.0	Timer0 Module	
5.0	Timer1 Module	
6.0	Timer2 Module	
7.0	Capture/Compare/PWM (CCP) Module(s)	33
8.0	Synchronous Serial Port (SSP) Module	
9.0	Analog-to-Digital Converter (A/D) Module	49
10.0		
11.0		
12.0	Development Support	71
13.0		
14.0	DC and AC Characteristics Graphs and Tables	95
15.0	Packaging Information	97
	endix A: Revision History	
Appe	endix B: Conversion Considerations	103
Appe	endix C: Migration from Base-line to Mid-Range Devices	104
Index	X	105
	ine Support	
	der Response	
	I6C62B/72A Product Identification System	

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- · E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

NOTES:

DEVICE OVERVIEW 1.0

This document contains device-specific information. Additional information may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

There are two devices (PIC16C62B, PIC16C72A) covered by this datasheet. The PIC16C62B does not have the A/D module implemented.

Figure 1-1 is the block diagram for both devices. The pinouts are listed in Table 1-1.

FIGURE 1-1: PIC16C62B/PIC16C72A BLOCK DIAGRAM




TABLE 1-1 PIC16C62B/PIC16C72A PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	ı	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	1	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
RA0/AN0 ⁽⁴⁾	2	2	I/O	TTL	PORTA is a bi-directional I/O port. RA0 can also be analog input0
RA1/AN1 ⁽⁴⁾	3	3	I/O	TTL	RA1 can also be analog input1
RA2/AN2 ⁽⁴⁾	4	4	I/O	TTL	RA2 can also be analog input2
RA3/AN3/VREF ⁽⁴⁾	5	5	I/O	TTL	RA3 can also be analog input3 or analog reference voltage
RA4/T0CKI	6	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/ SS/AN4⁽⁴⁾	7	7	I/O	TTL	RA5 can also be analog input4 or the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3	24	24	I/O	TTL	
RB4	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
					PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 out-put/PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6	17	17	I/O	ST	
RC7	18	18	I/O	ST	
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	Р	_	Positive supply for logic and I/O pins.
Legend: L = input	O = outr	4	1/0	innut/outnut	P - nower

Legend: I = input

O = output — = Not used I/O = input/output TTL = TTL input

P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in serial programming mode.
3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
4: The A/D module is not available on the PIC16C62B.

2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PICmicros. Each block (Program Memory and Data Memory) has its own bus so that concurrent access can occur.


Additional information on device memory may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

2.1 **Program Memory Organization**

The PIC16C62B/72A PICmicros have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Each device has 2K x 14 words of program memory. Accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



2.2 <u>Data Memory Organization</u>

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1⁽¹⁾ RP0

(STATUS<6:5>)

- = $00 \rightarrow Bank0$
- = $01 \rightarrow Bank1$
- = 10 → Bank2 (not implemented)
- = 11 → Bank3 (not implemented)

Note 1: Maintain this bit clear to ensure upward compatibility with future products.

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 2.5).

FIGURE 2-2: REGISTER FILE MAP

File			File
Address	INDF ⁽¹⁾	INDF ⁽¹⁾	Address
00h			80h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TRM1H		8Fh
10h	T1CON		90h
11h	TRM2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES ⁽²⁾		9Eh
1Fh	ADCON0 ⁽²⁾	ADCON1 ⁽²⁾	9Fh
20h		General Purpose	A0h
	General	Registers	BFh
	Purpose		C0h
	Registers		
7Fh			FFh
	Bank 0	Bank 1	
Uni	implemented d	ata memory loc	ations,
read	l as '0'.		

Note 1: Not a physical register.

2: These registers are not implemented on the PIC16C62B, read as '0'.

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is give in Table 2-1. The special function registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in that peripheral feature section.

TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (4)
Bank 0											
00h	INDF ⁽¹⁾	Addressing	this location	uses conten	ts of FSR to a	ddress data r	nemory (not	a physical re	gister)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	ule's registe		xxxx xxxx	uuuu uuuu					
02h	PCL ⁽¹⁾	Program Co	unter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h	STATUS ⁽¹⁾	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	rr01 1xxx	rr0q quuu
04h	FSR ⁽¹⁾	Indirect data	a memory ac	ldress pointe	r	•				xxxx xxxx	uuuu uuuu
05h	PORTA ⁽⁶⁾	_	_	PORTA Dat	a Latch when	written: POR	TA pins wher	read		0x 0000	0u 0000
06h	PORTB ⁽⁷⁾	PORTB Dat	a Latch whe	n written: PC	RTB pins whe	n read				xxxx xxxx	uuuu uuuu
07h	PORTC ⁽⁷⁾	PORTC Dat	a Latch whe	n written: PC	ORTC pins whe	en read				xxxx xxxx	uuuu uuuu
08h-09h	_	Unimpleme	nted	_	_						
0Ah	PCLATH ^(1,2)	_	_	_	Write Buffer fo	or the upper	5 bits of the F	Program Cou	ınter	0 0000	0 0000
0Bh	INTCON ⁽¹⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF ⁽³⁾	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
0Dh	_	Unimpleme	nted		_	_					
0Eh	TMR1L	Holding regi	ster for the L	east Signific	ant Byte of the	e 16-bit TMR	1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding regi	ster for the N	Most Significa	ant Byte of the	16-bit TMR1	register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	ule's registe	r		_				0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	s Serial Port	Receive Bu	ffer/Transmit R	tegister				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	SB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (N	MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Dh	_	Unimpleme	nted							_	_
1Eh	ADRES ⁽³⁾	A/D Result I	/D Result Register								
1Fh	ADCON0 ⁽³⁾	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: A/D not implemented on the PIC16C62B, maintain as '0'.
 - **4:** Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.
 - 5: The IRP and RP1 bits are reserved. Always maintain these bits clear.
 - **6:** On any device reset, these pins are configured as inputs.
 - 7: This is the value that will be in the port output latch.

TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (4)
Bank 1											
80h	INDF ⁽¹⁾	Addressing	this location	uses conten	ts of FSR to ac	ddress data r	memory (not	a physical re	egister)	0000 0000	0000 0000
81h	OPTION_ REG	RBPU	RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0								1111 1111
82h	PCL ⁽¹⁾	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
83h	STATUS ⁽¹⁾	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	rr01 1xxx	rr0q quuu
84h	FSR ⁽¹⁾	Indirect data	a memory ac	ldress pointe	r				-	xxxx xxxx	uuuu uuuu
85h	TRISA	_	-	PORTA Dat	a Direction Re	gister				11 1111	11 1111
86h	TRISB	PORTB Dat	a Direction F		1111 1111	1111 1111					
87h	TRISC	PORTC Dat	a Direction F		1111 1111	1111 1111					
88h-89h	_	Unimpleme	nted		_	_					
8Ah	PCLATH ^(1,2)	_	-	_	Write Buffer fo	or the upper	5 bits of the I	Program Cou	ınter	0 0000	0 0000
8Bh	INTCON ⁽¹⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	_	ADIE ⁽³⁾	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
8Dh	_	Unimpleme	nted							_	_
8Eh	PCON	_	-	_	_	_	_	POR	BOR	qq	uu
8Fh-91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	s Serial Port	(I ² C mode)	Address Regis	ter				0000 0000	0000 0000
94h	SSPSTAT	SMP CKE D/Ā P S R/W UA BF							BF	0000 0000	0000 0000
95h-9Eh	_	Unimpleme	nted	_	_						
9Fh	ADCON1 ⁽³⁾	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: A/D not implemented on the PIC16C62B, maintain as '0'.
 - 4: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.
 - 5: The IRP and RP1 bits are reserved. Always maintain these bits clear.
 - **6:** On any device reset, these pins are configured as inputs.
 - 7: This is the value that will be in the port output latch.

2.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 2-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: These devices do not use bits IRP and RP1 (STATUS<7:6>). Maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 2.2. CTATUS DECISTED (ADDDESS 635 635)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = Bank :	2, 3 (100h	- 1FFh) -	not impler	ndirect addi nented, mai nted, mainta	ntain clear		
bit 6-5:	01 = Bank 00 = Bank Each bank	: Register E < 1 (80h - F < 0 (00h - 7 k is 128 by 11 = not im	Fh) Fh) tes	·	ed for direc	t addressin	g)	
bit 4:				struction,	or SLEEP in	struction		
bit 3:		r-down bit power-up o ecution of t						
bit 2:		sult of an			peration is a			
bit 1:	1 = A carr	y-out from	the 4th lo	w order bi	, SUBLW, SU t of the resu bit of the res	ult occurred		porrow the polarity is reversed)
bit 0:	1 = A carr 0 = No ca Note: For	y-out from rry-out fror borrow the perand. For	the most n the mos polarity i	significant t significa s reversec		esult occur result occu tion is exec	red irred uted by add	ding the two's complement of the

2.2.2.2 OPTION_REG REGISTER

The OPTION_REG register is a readable and writable register which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

FIGURE 2-4: OPTION_REG REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit			
oit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset			
bit 7:	RBPU : PC 1 = PORT 0 = PORT	B pull-ups	s are disal	oled	ividual port	latch value	es				
bit 6:	INTEDG: I 1 = Interru 0 = Interru	pt on risi	ng edge o	f RB0/INT							
bit 5:	5: T0CS : TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)										
bit 4:		nent on hi	gh-to-low	transition	on RA4/T00 on RA4/T00	•					
bit 3:	PSA: Pres 1 = Presca 0 = Presca	aler is ass	igned to t	he WDT	module						
bit 2-0:	PS2:PS0:	Prescale	r Rate Se	ect bits							
	Bit Value	TMR0 R	ate WD	ΓRate							
	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:12	2 1 1 28 1 1	2							

2.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-5: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x						
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	R = Readable bit					
bit7							bit0	W = Writable bit					
								U = Unimplemented bit, read as '0'					
								- n = Value at POR reset					
bit 7: (GIE: Glob	al Interrup	t Enable	bit									
	1 = Enables all un-masked interrupts												
(0 = Disables all interrupts												
		ipheral Int											
	1 = Enables all un-masked peripheral interrupts												
(0 = Disables all peripheral interrupts												
	T0IE: TMR0 Overflow Interrupt Enable bit												
	1 = Enables the TMR0 interrupt												
	0 = Disables the TMR0 interrupt												
				rrupt Enab									
				ernal interi ernal inter	•								
					•								
				upt Enable nge interru									
				nge interru									
		R0 Overflo	•	•	-1								
					t be cleared	l in softwa	re)						
		register d			n bo oloulot	ooa	,						
bit 1: I	NTF: RB(D/INT Exte	rnal Inter	rupt Flag b	oit								
					urred (must	be cleared	d in softwar	re)					
(0 = The R	B0/INT ex	ternal inte	errupt did i	not occur			,					
bit 0: F	RBIF: RB	Port Char	nge Interr	upt Flag bi	it								
1	1 = At leas	st one of t	he RB7:R	B4 pins cl	nanged stat		e cleared in	software)					
(0 = None	of the RB	7:RB4 pin	s have ch	anged state								

2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

FIGURE 2-6: PIE1 REGISTER (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	ADIE ⁽¹⁾	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit				
bit7	Unimplor	nontod: P	load as '0'				bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset				
	Unimplemented: Read as '0'											
bit 6:	ADIE ⁽¹⁾ : A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt											
bit 5-4:	Unimplemented: Read as '0'											
bit 3:	SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt											
bit 2:	CCP1IE : 0 1 = Enable 0 = Disable	es the CC	P1 interru	pt								
bit 1:	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt											
bit 0:	TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt											
Note 1:	The PIC16C62B does not have an A/D module. This bit location is reserved on these devices. Always maintain this bit clear.											

2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-7: PIR1 REGISTER (ADDRESS 0Ch)

	,											
U-0	R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0											
— bit7	ADIF ⁽¹⁾ — SSPIF CCP1IF TMR2IF TMR1IF bit0 R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset											
bit 7:	Unimplemented: Read as '0'											
bit 6:	ADIF ⁽¹⁾ : A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete											
bit 5-4:	Unimplemented: Read as '0'											
bit 3:	SSPIF: Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 2 = Waiting to transmit/receive											
bit 2:	CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode											
bit 1:	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred											
bit 0:	TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow											
Note 1:	The PIC16C62B does not have an A/D module. This bit location is reserved on these devices. Always maintain this bit clear.											

Note:

2.2.2.6 **PCON REGISTER**

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

Note: If the BODEN configuration bit is set, BOR is '1' on Power-on Reset. If the BODEN configuration bit is clear, BOR is unknown on Power-on Reset.

> The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (the BODEN configuration bit is clear). BOR must then be set by the user and checked on subsequent resets to see if it is clear, indicating a brown-out has occurred.

FIGURE 2-8: **PCON REGISTER (ADDRESS 8Eh)**

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q	
_	_	_	_	_	_	POR	BOR	R = Readable bit
bit7		•	•	•			bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								n = Value at POR reset
bit 7-2:	Unimpler	nented: F	Read as '0'					

bit 1: POR: Power-on Reset Status bit 1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0: **BOR**: Brown-out Reset Status bit 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Midrange devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

2.4 Program Memory Paging

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper bit of the address is provided by PCLATH<3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bit is programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> bit is not required for the return instructions (which POPs the address from the stack).

2.5 <u>Indirect Addressing, INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

movlw 0x20 ;initialize pointer movwf FSR ; to RAM clear INDF register; NEXT clrf INDF FSR incf ;inc pointer btfss FSR,4 ;all done? goto NEXT ; NO, clear next CONTINUE ;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-9. However, IRP is not used in the PIC16C62B/72A.

FIGURE 2-9: DIRECT/INDIRECT ADDRESSING



3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

On the PIC16C72A device, other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

```
BCF
       STATUS, RPO
CLRF
       PORTA
                    ; Initialize PORTA by
                    ; clearing output
                    ; data latches
BSF
       STATUS, RPO ; Select Bank 1
                    ; Value used to
MOVLW
       0xCF
                    ; initialize data
                    ; direction
MOVWF TRISA
                    ; Set RA<3:0> as inputs
                    ; RA<5:4> as outputs
                    ; TRISA<7:6> are always
                    ; read as '0'.
```

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS




FIGURE 3-2: BLOCK DIAGRAM OF




TABLE 3-1 PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input ⁽¹⁾
RA1/AN1	bit1	TTL	Input/output or analog input ⁽¹⁾
RA2/AN2	bit2	TTL	Input/output or analog input ⁽¹⁾
RA3/AN3/VREF	bit3	TTL	Input/output or analog input ⁽¹⁾ or VREF ⁽¹⁾
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input ⁽¹⁾

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: On PIC16C72A only.

TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
05h	PORTA (for PIC16C72A only)	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
05h	PORTA (for PIC16C62B only)		_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_	_	PORTA	Data D	irection	Register			11 1111	11 1111
9Fh	ADCON1 ⁽¹⁾	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: On PIC16C72A only.

3.2 PORTB and the TRISB Register


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, i.e., put the contents of the output latch on the selected pin.

EXAMPLE 3-1: INITIALIZING PORTB

```
BCF
       STATUS, RPO
CLRF
       PORTR
                     ; Initialize PORTB by
                     ; clearing output
                     ; data latches
                     ; Select Bank 1
BSF
       STATUS, RP0
MOVLW
                     ; Value used to
       0xCF
                     ; initialize data
                     ; direction
MOVWF
       TRISB
                     ; Set RB<3:0> as inputs
                     ; RB<5:4> as outputs
                     ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS




TABLE 3-3 PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	PORTB	Data Directio	n Regist	er		-			1111 1111	1111 1111
81h	OPTION_ REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

^{2:} This buffer is a Schmitt Trigger input when used in serial programming mode.

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, i.e., put the contents of the output latch on the selected pin.


PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 3-1: INITIALIZING PORTC

	LL J-1.	11411	IALIZINO I OILIC
BCF	STATUS,	RPO ;	Select Bank 0
CLRF	PORTC	;	Initialize PORTC by
		;	clearing output
		;	data latches
BSF	STATUS,	RPO ;	Select Bank 1
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		;	RC<7:6> as inputs

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and Vss.
 - 2: Port/Peripheral select signal selects between port data and peripheral output.
 - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 3-5 PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

TABLE 3-6 SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC I	Data Direct		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged.

4.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- · Internal or external clock select
- · Edge select for external clock
- 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 4-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

4.1 <u>Timer0 Operation</u>

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

4.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 4-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.


Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

FIGURE 4-1: TIMERO BLOCK DIAGRAM



4.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note:

To avoid an unintended device RESET, a specific instruction sequence (shown in the PICmicro Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

4.3 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP.

FIGURE 4-2: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER




TABLE 4-1 REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h	TMR0	Timer0	module's r	egister						xxxx xxxx	uuuu uuuu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	PORTA Data Direction Register						11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (Both registers)
- · Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- · Reset from CCP module trigger

Timer1 has a control register, shown in Figure 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-2 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

5.1 <u>Timer1 Operation</u>

Timer1 can operate in one of these modes:

- · As a timer
- · As a synchronous counter
- · As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.


When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 7.0).

FIGURE 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	R = Readable bit
7							bit0	W = Writable bit U = Unimplemented bit read as '0' - n = Value at POR rese
it 7-6:	Unimple	mented: R	lead as '0'					
oit 5-4:	11 = 1:8 10 = 1:4 01 = 1:2	1:T1CKPS Prescale v Prescale v Prescale v Prescale v	alue alue alue	Input Cloc	k Prescale	Select bits	S	
oit 3:	1 = Oscill 0 = Oscill	ator is ena	abled It off	Enable Co		are turned	off to elimi	nate power drain
bit 2:	T1SYNC:	:Timer1 E	kternal Clo	ock Input S	ynchroniza	ation Contr	ol bit	
				nal clock in k input	put			
	TMR1CS This bit is		Timer1 use	es the inter	nal clock v	vhen TMR	1CS = 0.	
bit 1:	1 = Exter		rom pin R	ce Select b C0/T1OSC		n the rising	g edge)	
bit 0:		l: Timer1 C les Timer1 s Timer1	n bit					

FIGURE 5-2: TIMER1 BLOCK DIAGRAM



Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

5.2 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 5-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-1 CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

OGGLEATOR										
Osc Type	Freq	C1	C2							
LP	32 kHz	33 pF	<33 pF							
	100 kHz	15 pF								
200 kHz 15 pF 15 pF										
These v	alues are for o	design guidan	œe only.							
Crystals Tested:										
32.768 kHz Epson C-001R32.768K-A ± 20 PPM										
100 kHz	Epson C-2	00:00 KC-P	± 20 PPM							
200 kHz	SĬD X4F 39	о́.000 kHz	± 20 PPM							
Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time. 2: Since each resonator/crystal has its own										
characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.										

5.3 <u>Timer1 Interrupt</u>

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

5.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

TABLE 5-2 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on DR, DR		e on other ets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0	0000	-0	0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0	0000	-0	0000
0Eh	TMR1L	Holding	registe	r for the Lea	st Significan	t Byte of the	16-bit TMF	R1 register		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	g registe	r for the Mos	xxxx	xxxx	uuuu	uuuu					
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

 $\mbox{Legend:} \quad \mbox{$x = $ unknown, $u = $ unchanged, $- = $ unimplemented read as '0'. Shaded cells are not used by the Timer1 module. }$

NOTES:

6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (Both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Figure 6-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-2 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

FIGURE 6-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)





FIGURE 6-2: TIMER2 BLOCK DIAGRAM



6.1 <u>Timer2 Operation</u>

Timer2 can be used as the PWM time-base for PWM mode of the CCP module.

The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- · a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

6.2 <u>Timer2 Interrupt</u>

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

6.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

TABLE 6-1 REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-00- 0000	0000 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	0000 0000
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111

 $\label{eq:logend} \textbf{Legend:} \quad \textbf{x} = \text{unknown}, \textbf{u} = \text{unchanged}, \textbf{-} = \text{unimplemented read as '0'}. \textbf{Shaded cells are not used by the Timer2 module}.$

7.0 CAPTURE/COMPARE/PWM (CCP) MODULE(S)

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 7-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

Additional information on the CCP module is available in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

TABLE 7-1 CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource				
Capture Compare	Timer1 Timer1				
PWM	Timer2				

DS35008A-page 33

FIGURE 7-1: CCP1CON REGISTER (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit, read as '0'
								- n =Value at POR reset
bit 7-6:	Unim	plemente	d: Read a	s '0'				
bit 5-4:		X:CCP1Y ire Mode:		ast Signific	ant bits			

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

Compare Mode: Unused

bit 3-0: **CCP1M3:CCP1M0**: CCP1 Mode Select bits 0000 = Capture/Compare/PWM off (resets CCP1 module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP1IF bit is set)

1001 = Compare mode, clear output on match (CCP1IF bit is set)

1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled))

11xx = PWM mode


7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

FIGURE 7-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



7.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off

MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON

MOVWF CCP1CON ;Load CCP1CON with this
; value


7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · driven High
- · driven Low
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 7-3: COMPARE MODE OPERATION BLOCK DIAGRAM



7.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP2 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP2 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 7-2 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1register								xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/Compare/PWM register1 (LSB)								xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM register1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

 $\textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented read as '0'}. \ \textbf{Shaded cells are not used by Capture and Timer1}.$

7.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch

Figure 7-4 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 7.3.3.


FIGURE 7-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

or 2 bits of the prescaler to create 10-bit time-base.

FIGURE 7-5: PWM OUTPUT



7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

· TMR2 is cleared

Note:

- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

The Timer2 postscaler (see Section 6.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the PICmicro™ Mid-Range Reference Manual, (DS33023).

7.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 7-3 EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 7-4 REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
87h	TRISC	PORTC D	ata Direction	n Register						1111 1111	1111 1111
11h	TMR2	Timer2 mo	dule's regis	ter						0000 0000	0000 0000
92h	PR2	Timer2 mo	dule's perio	d register						1111 1111	1111 1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/C	Capture/Compare/PWM register1 (LSB)							xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM register1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

PIC16C62B/72A

NOTES:

8.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

8.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I2C)

For more information on SSP operation (including an I²C Overview), refer to the PICmicro™ Mid-Range Reference Manual, (DS33023). Also, refer to Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."

FIGURE 8-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	Р	S	R/W	UA	BF

bit7

bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n =Value at POR reset

bit 7: SMP: SPI data input sample phase

SPI Master Operation

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave Mode

SMP must be cleared when SPI is used in slave mode

bit 6: CKE: SPI Clock Edge Select

CKP = 0

1 = Data transmitted on rising edge of SCK

0 = Data transmitted on falling edge of SCK

CKP = 1

1 = Data transmitted on falling edge of SCK

0 = Data transmitted on rising edge of SCK

bit 5: **D/A**: Data/Address bit (I²C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4: **P**: Stop bit (I²C mode only. This bit is cleared when the SSP module is disabled, or when the Start bit is detected last, SSPEN is cleared)

1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)

0 = Stop bit was not detected last

bit 3: **S**: Start bit (I²C mode only. This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last, SSPEN is cleared)

1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)

0 = Start bit was not detected last

bit 2: R/\overline{W} : Read/Write bit information (I^2C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or \overline{ACK} bit.

1 = Read

0 = Write

bit 1: **UA**: Update Address (10-bit I²C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

bit 0: BF: Buffer Full Status bit

Receive (SPI and I²C modes)

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only)

1 = Transmit in progress, SSPBUF is full

0 = Transmit complete, SSPBUF is empty

FIGURE 8-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0								
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset

bit 7: WCOL: Write Collision Detect bit

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

In SPI mode

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master operation, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

0 = No overflow

In I²C mode

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode.

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

In SPI mode

- 1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In I²C mode

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4: CKP: Clock Polarity Select bit

In SPI mode

- 1 = Idle state for clock is a high level
- 0 = Idle state for clock is a low level

In I²C mode

SCK release control

- 1 = Enable clock
- 0 = Holds clock low (clock stretch) (Used to ensure data setup time)
- bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
 - 0000 = SPI master operation, clock = Fosc/4
 - 0001 = SPI master operation, clock = Fosc/16
 - 0010 = SPI master operation, clock = Fosc/64
 - 0011 = SPI master operation, clock = TMR2 output/2
 - 0100 = SPI slave mode, clock = SCK pin. \overline{SS} pin control enabled.
 - 0101 = SPI slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin
 - $0110 = I^2C$ slave mode, 7-bit address
 - $0111 = I^2C$ slave mode, 10-bit address
 - $1011 = I^2C$ firmware controlled master operation (slave idle)
 - $1110 = I^2C$ slave mode, 7-bit address with start and stop bit interrupts enabled
 - 1111 = I²C slave mode, 10-bit address with start and stop bit interrupts enabled

8.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

Additional information on SPI operation may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

8.2.1 OPERATION OF SSP MODULE IN SPI

A block diagram of the SSP Module in SPI Mode is shown in Figure 8-3.

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)RC5/SDO
- Serial Data In (SDI)RC4/SDI/SDA
- Serial Clock (SCK)RC3/SCK/SCL

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)RA5/SS/AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Operation (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (Output data on rising/falling edge of SCK)
- Clock Rate (master operation only)
- Slave Select Mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (master operation) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Note: When the SPI is in Slave Mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set

to VDD.

Note: If the SPI is used in Slave Mode with CKE = '1', then the \overline{SS} pin control must be

enabled.

FIGURE 8-3: SSP BLOCK DIAGRAM (SPI MODE)




TABLE 8-1 REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
87h	TRISC	PORTC Data	a Direction	n Register						1111 1111	1111 1111
13h	SSPBUF	Synchronou	s Serial P	ort Receiv	e Buffer/	Transmit F	Register			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_	_	PORTA Data Direction Register						11 1111	11 1111
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.


8.3 SSP I²C Operation

The SSP module in I²C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 8-4: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I^2C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware controlled master operation, slave is idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I²C operation may be found in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

8.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. These are if either (or both):

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 8-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I²C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

8.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal

'1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 8-2 DATA TRANSFER RECEIVED BYTE ACTIONS

	ts as Data Received			Set bit SSPIF
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	Yes	No	Yes

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

PIC16C62B/72A


8.3.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 8-5: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




8.3.1.3 TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 8-6).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 8-6: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



8.3.2 MASTER OPERATION

Master operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear.

In master operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- · STOP condition
- · Data transfer byte transmitted/received

Master operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master operation and slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on master operation, see *AN554* - *Software Implementation of I*²*C Bus Master.*

8.3.3 MULTI-MASTER OPERATION

In multi-master operation, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- · Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an \overline{ACK} pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

For more information on master operation, see *AN578* - Use of the SSP Module in the of l²C Multi-Master Environment.

TABLE 8-3 REGISTERS ASSOCIATED WITH I²C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	-	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_		SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
13h	SSPBUF	Synchronou	ıs Serial F	Port Recei	ve Buffer	/Transmit	Register			xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchronou	ıs Serial F	Port (I ² C n	node) Add	dress Reg	gister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC Data Direction register								1111 1111	1111 1111

 $\mbox{Legend:} \quad \mbox{$x = $unknown, $u = $unchanged, $- = $unimplemented locations read as '0'.} \\ Shaded cells are not used by SSP module in SPI mode.}$

9.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

This section applies to the PIC16C72A only. The analog-to-digital (A/D) converter module has five inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

Additional information on the A/D module is available in the PICmicro TM Mid-Range Reference Manual, (DS33023).

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 9-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 9-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

FIGURE 9-1: ADCONO REGISTER (ADDRESS 1Fh)

read as '0'		, ,				200,						
ADCS1 ADCS0 CHS2 CHS1 CHS0 GO/DONE — ADON bit7 ADCS1:ADCS0: A/D Conversion Clock Select bits U = Unimplemented bit read as '0' - n = Value at POR res Dit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits U = Unimplemented bit read as '0' - n = Value at POR res Dit 5-6: ADCS1:ADCS0: A/D Conversion Clock Select bits U = Unimplemented bit read as '0' - n = Value at POR res Dit 5-3: CHS2:CHS0: Analog Channel RC oscillator) Dit 5-3: CHS2:CHS0: Analog Channel Select bits Dit 5-3: CHS2:CHS0: Analog Channel Select bits Dit 5-3: D	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0				
bit7 bit0 W = Writable bit U = Unimplemented bit read as '0' - n = Value at POR res bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits 00 = Fosc/2 01 = Fosc/8 10 = Fosc/32 11 = FRC (clock derived from an internal RC oscillator) bit 5-3: CHS2:CHS0: Analog Channel Select bits 000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 4, (RA5/AN4) bit 2: GO/DONE: A/D Conversion Status bit If ADON = 1 1 = A/D conversion not in progress (Setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion complete) bit 1: Unimplemented: Read as '0' bit 0: ADON: A/D On bit 1 = A/D converter module is operating									R = Readable bit			
00 = Fosc/2 01 = Fosc/8 10 = Fosc/8 10 = Fosc/32 11 = FRC (clock derived from an internal RC oscillator) bit 5-3: CHS2:CHS0: Analog Channel Select bits 000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 4, (RA5/AN4) bit 2: GO/DONE: A/D Conversion Status bit If ADON = 1 1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D convers is complete) bit 1: Unimplemented: Read as '0' bit 0: ADON: A/D On bit 1 = A/D converter module is operating		7.2000				100/20:12			W = Writable bit U = Unimplemented bit,			
000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 4, (RA5/AN4) bit 2: GO/DONE: A/D Conversion Status bit If ADON = 1 1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion complete) bit 1: Unimplemented: Read as '0' bit 0: ADON: A/D On bit 1 = A/D converter module is operating	bit 7-6:	00 = Foso 01 = Foso 10 = Foso	C/2 C/8 C/32				·)					
If ADON = 1 1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D convers is complete) bit 1: Unimplemented: Read as '0' bit 0: ADON: A/D On bit 1 = A/D converter module is operating	bit 5-3:	: CHS2:CHS0 : Analog Channel Select bits 000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3)										
1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D convers is complete) bit 1: Unimplemented: Read as '0' bit 0: ADON: A/D On bit 1 = A/D converter module is operating	bit 2:	GO/DON	E: A/D Co	nversion S	Status bit							
bit 0: ADON: A/D On bit 1 = A/D converter module is operating		1 = A/D c $0 = A/D cc$	onversion onversion						are when the A/D conversion			
1 = A/D converter module is operating	bit 1:	Unimple	mented: F	Read as '0	,							
	bit 0:	1 = A/D c	onverter r			d consumes no	o operatin	g current				

FIGURE 9-2: **ADCON1 REGISTER (ADDRESS 9Fh)**

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	PCFG2	PCFG1	PCFG0
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7-3: Unimplemented: Read as '0'

bit 2-0: PCFG2:PCFG0: A/D Port Configuration Control bits

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	VREF
000	Α	Α	Α	Α	Α	VDD
001	Α	Α	Α	Α	VREF	RA3
010	Α	Α	Α	Α	Α	VDD
011	Α	Α	Α	Α	VREF	RA3
100	Α	Α	D	D	Α	VDD
101	Α	Α	D	D	VREF	RA3
11x	D	D	D	D	D	VDD

A = Analog input

D = Digital I/O


The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 9-3.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 9.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - · Waiting for the A/D interrupt
- 6. Read A/D Result register (ADRES), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 9-3: A/D BLOCK DIAGRAM




9.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (Chold) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 9-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (Vdd). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 10 $\mathbf{k}\Omega$. After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the PICmicro™ Mid-Range Reference Manual, (DS33023). This equation calculates the acquisition time to within 1/2 LSb error (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

FIGURE 9-4: ANALOG INPUT MODEL



9.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- · Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 9-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

9.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 9-1 TAD vs. DEVICE OPERATING FREQUENCIES

AD Cloc	k Source (TAD)	Device Frequency								
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz					
2Tosc	00	100 ns ⁽²⁾	400 ns ⁽²⁾	1.6 µs	6 μs					
8Tosc	01	400 ns ⁽²⁾	1.6 μs	6.4 μs	24 μs ⁽³⁾					
32Tosc	10	1.6 μs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾					
RC ⁽⁵⁾	11	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ⁽¹⁾					

Legend: Shaded cells are outside of recommended range.

- Note 1: The RC source has a typical TAD time of 4 μs .
 - 2: These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.
 - 4: When device frequency is greater than 1 MHz, the RC A/D conversion clock source is recommended for sleep operation only.
 - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

9.4 A/D Conversions

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

9.5 <u>Use of the CCP Trigger</u>

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the

GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

TABLE 9-2 SUMMARY OF A/D REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRES	A/D Resu	ılt Registe	er	•	-			•	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_	_		_	_	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA Data Direction Register						11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

10.0 SPECIAL FEATURES OF THE CPU

The PIC16C62B/72A devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- · ID locations
- In-circuit serial programming™

These devices have a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The

other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 10-1: CONFIGURATION WORD

CP1 CP0 CP1 CP0 CP1 CP0 BODEN CP1 CP0 **PWRTE** WDTE FOSC1 FOSC0 Register:CONFIG Address2007h bit13 bit0 bit 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected bit 7: Unimplemented: Read as '1' **BODEN**: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled **PWRTE**: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

10.2 Oscillator Configurations

10.2.1 OSCILLATOR TYPES

The PIC16CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


HS High Speed Crystal/Resonator

• RC Resistor/Capacitor

10.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 10-2). The PIC16CXXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 10-3).

FIGURE 10-2: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



Note1: See Table 10-1 and Table 10-2 for recommended values of C1 and C2.

- 2: A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen.

FIGURE 10-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 10-1 CERAMIC RESONATORS

Ranges Tested:								
Mode	Freq	OSC1	OSC2					
XT	455 kHz	68 - 100 pF	68 - 100 pF					
	2.0 MHz	15 - 68 pF	75 - 68 pF					
	4.0 MHz	15 - 68 pF	15 - 68 pF					
HS	8.0 MHz	10 - 68/pF	10 - 68 pF					
	16.0 MHz	10 - 22 pF	10 - 22 pF					
The not	ese values are the same the same the same at bottom of the same are th	for design guidar	nce only. See					
Resonato	rs Used:							
455 kHz	Panasonic E	FO-A455K04B	± 0.3%					
2.0 MHz	Murata Erie	CSA2.00MG	± 0.5%					
4.0 MHz Murata Erie CSA4.00MG ± 0.5%								
8.0/MH2 (Murata Erie	Murata Erie CSA8.00MT ± 0.5%						
16.0 MHz	16.0 MHz Murata Erie CSA16.00MX ± 0.5%							
All resonators used did not have built-in capacitors.								

TABLE 10-2 CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR


Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2	
LP	32 kHz	33 pF	33 pF	
	200 kHz	15 pF	15 pF	
XT	200 kHz	47-68 pF	47-68 pF	
	1 MHz	15 pF 🥎	1√5 pF	
	4 MHz	15 pF	15 pF	
HS	4 MHz	15 RF	15 pF	
	8 MHz	√45-33 pF	15-33 pF	
	20 MHz	15-83 pF	15-33 pF	
	values are at bottom of	for design guida page.	nce only. See	
	Crys	tals Used		
32 kHz	€p\$on C-00	± 20 PPM		
200 kHz	STD XTL 2	00.000KHz	± 20 PPM	
(1)MH2>	ECS ECS-	± 50 PPM		
4 MHz	ECS ECS-4	± 50 PPM		
8 MHz	EPSON CA	A-301 8.000M-C	± 30 PPM	
20 MHz	EPSON CA	A-301 20.000M-C	± 30 PPM	

- Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 10-1).
 - 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

10.2.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-4 shows how the R/C combination is connected to the PIC16CXXX.

FIGURE 10-4: RC OSCILLATOR MODE



10.3 Reset

The PIC16CXXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and WDT Reset, on $\overline{\text{MCLR}}$ reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-5.

The PICmicros have a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 10-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT External Reset **MCLR** WDT WDT Module Time-out Reset V_{DD} rise detect Power-on Reset Brown-out S Reset BODEN-OST/PWRT OST Chip_Reset R $\overline{\mathsf{Q}}$ 10-bit Ripple counter OSC1 (1) PWRT On-chip RC OSC 10-bit Ripple counter Enable PWRT Enable OST


Note 1: This is a separate oscillator from the RC oscillator of the CLKIN pin.

10.4 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the $\overline{\text{MCLR}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified (parameter D004). For a slow rise time, see Figure 10-6.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions.

FIGURE 10-6: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to 1 $k\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR} /VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

10.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33), on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

10.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

10.7 Brown-Out Reset (BOR)

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

10.8 <u>Time-out Sequence</u>

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 10-7, Figure 10-8, Figure 10-9 and Figure 10-10 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 10-9). This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

Table 10-5 shows the reset conditions for some special function registers, while Table 10-6 shows the reset conditions for all the registers.

10.9 <u>Power Control/Status Register</u> (PCON)

The Power Control/Status Register, PCON has up to two bits, depending upon the device.

Bit0 is Brown-out Reset Status bit, \overline{BOR} . If the BODEN configuration bit is set, \overline{BOR} is '1' on Power-on Reset. If the BODEN configuration bit is clear, \overline{BOR} is unknown on Power-on Reset.

The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (the BODEN configuration bit is clear). BOR must then be set by the user and checked on subsequent resets to see if it is clear, indicating a brown-out has occurred.

Bit1 is \overline{POR} (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 10-3 TIME-OUT IN VARIOUS SITUATIONS

Ossillator Configuration	Power-	-up	Brown-out	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc	
RC	72 ms	_	72 ms	_	

TABLE 10-4 STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	
0	х	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 10-5 RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 10-6 INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register		cable ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	62B	72A	N/A	N/A	N/A
TMR0	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	62B	72A	0000h	0000h	PC + 1(2)
STATUS	62B	72A	0001 1xxx	000q quuu (3)	uuuq quuu(3)
FSR	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA ⁽⁴⁾	62B	72A	0x 0000	0u 0000	uu uuuu
PORTB ⁽⁵⁾	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC ⁽⁵⁾	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	62B	72A	0 0000	0 0000	u uuuu
INTCON	62B	72A	0000 000x	0000 000u	uuuu uuuu(1)
DID4	62B	72A	0000	0000	uuuu(1)
PIR1	62B	72A	-0 0000	-0 0000	-u uuuu(1)
TMR1L	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	62B	72A	00 0000	uu uuuu	uu uuuu
TMR2	62B	72A	0000 0000	0000 0000	uuuu uuuu
T2CON	62B	72A	-000 0000	-000 0000	-uuu uuuu
SSPBUF	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	62B	72A	0000 0000	0000 0000	uuuu uuuu
CCPR1L	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	62B	72A	00 0000	00 0000	uu uuuu
ADRES	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	62B	72A	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	62B	72A	1111 1111	1111 1111	uuuu uuuu
TRISA	62B	72A	11 1111	11 1111	uu uuuu
TRISB	62B	72A	1111 1111	1111 1111	uuuu uuuu
TRISC	62B	72A	1111 1111	1111 1111	uuuu uuuu
DIE4	62B	72A	0000	0000	uuuu
PIE1	62B	72A	-0 0000	-0 0000	-u uuuu
PCON	62B	72A	0q	uq	uq
PR2	62B	72A	1111 1111	1111 1111	1111 1111
SSPADD	62B	72A	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	62B	72A	0000 0000	0000 0000	uuuu uuuu
ADCON1	62B	72A	000	000	uuu

 $\mbox{Legend:} \quad \mbox{$\tt u$} \ = \mbox{unchanged,} \quad \mbox{$\tt x$} \ = \mbox{unknown,} \quad \mbox{$\tt - =$} \ \mbox{unimplemented bit, read as '0', $\tt q$} = \mbox{value depends on condition}$

Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 10-5 for reset value for specific condition.

^{4:} On any device reset, these pins are configured as inputs.

^{5:} This is the value that will be in the port output latch.

FIGURE 10-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 10-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1






FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2







10.10 Interrupts

The PIC16C62B/72A devices have up to 7 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit

FIGURE 10-11: INTERRUPT LOGIC



10.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.13 for details on SLEEP mode.

10.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0)

10.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

10.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, i.e., W register and STATUS register. This will have to be implemented in software.

Example 10-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

EXAMPLE 10-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

```
;Copy W to TEMP register, could be bank one or zero
         W TEMP
SWAPF
         STATUS, W
                          ;Swap status to be saved into W
CLRF
                          ; bank 0, regardless of current bank, Clears IRP, RP1, RP0
         STATUS
MOVWF
         STATUS_TEMP
                          ; Save status to bank zero STATUS_TEMP register
MOVF
         PCLATH, W
                          ;Only required if using pages 1, 2 and/or 3
         PCLATH TEMP
                          ;Save PCLATH into W
MOVWF
CLRF
         PCLATH
                          ;Page zero, regardless of current page
         STATUS, IRP
                          ;Return to Bank 0
BCF
MOVF
         FSR, W
                          ;Copy FSR to W
MOVWF
         FSR_TEMP
                          ;Copy FSR from W to FSR_TEMP
:(ISR)
MOVF
         PCLATH_TEMP, W
                          ;Restore PCLATH
MOVWF
         PCLATH
                          ;Move W into PCLATH
SWAPF
         STATUS_TEMP,W
                          ;Swap STATUS_TEMP register into W
                          ;(sets bank to original state)
MOVWF
         STATUS
                          ; Move W into STATUS register
                          ;Swap W_TEMP
         W_TEMP,F
SWAPF
SWAPF
         W TEMP,W
                          ;Swap W_TEMP into W
```

10.12 Watchdog Timer (WDT)

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.


The WDT can be permanently disabled by clearing configuration bit WDTE (Section 10.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 10-12: WATCHDOG TIMER BLOCK DIAGRAM



Note:

FIGURE 10-13: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 10-1 for operation of these bits.

10.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

10.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP capture mode interrupt.
- Special event trigger (Timer1 in asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in slave mode (SPI/I²C).
- 6. USART RX or TX (synchronous slave mode).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

10.13.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 10-14: WAKE-UP FROM SLEEP THROUGH INTERRUPT



- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

10.14 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

10.15 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

10.16 <u>In-Circuit Serial Programming</u>™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guide, DS30277.

11.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1 OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit
Z	Zero bit
DC	Digit Carry bit
С	Carry bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction

execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 11-2 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC-micro™ Mid-Range Reference Manual, (DS33023).

PIC16C62B/72A

TABLE 11-2 PIC16CXXX INSTRUCTION SET

No	Mnemonic,		Description	Cycles		14-Bit (Opcode)	Status	Notes		
ADDWF	Operands				MSb			LSb	Affected			
ANDWF	BYTE-ORIE											
CLRF f Clear W 1 00 0001 1fff ffff Z 2 CLRW - Clear W 1 00 0001 0xxxxxxx Z Z DECF f, d Decrement f 1 00 0011 dfff ffff Z 1,2 DECFSZ f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff Z 1,2,3 INCF SZ f, d Increment f 1 00 1010 dfff ffff Z 1,2,3 INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff fffff Z 1,2,3 INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff fffff Z 1,2,3 INCFSZ f, d Move f 1 00 0100 dfff ffff Z 1,2 1,2 MOVF f, d Move f 1 <	ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z			
CLRW	ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2		
COMF	CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2		
DECF	CLRW	-	Clear W	1	00	0001	0xxx	xxxx				
DECFSZ	COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2		
INCF	DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2		
INCFSZ	DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3		
Inclusive OR W with f	INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2		
Inclusive OR W with f	INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3		
MOVF f, d Move W to f 1 00 1000 deff feff Z 1,2 MOVWF f Move W to f 1 00 0000 1 feff feff Feff C 1,2 NOP - No Operation 1 00 0000 2xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	IORWF	f, d	Inclusive OR W with f		00	0100	dfff	ffff	Z			
NO Operation	MOVF		Move f	1	00	1000	dfff	ffff	Z			
RLF	MOVWF	f	Move W to f	1	00	0000	lfff	ffff				
RRF	NOP	-	No Operation	1	00	0000	0xx0	0000				
SUBWF f, d Subtract W from f 1 00 0010 01ff 01ff 00 0110 01ff 00 0110 01ff 00 0110 01ff 01ff 00 0110 01ff 01ff 01 01	RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2		
SUBWF f, d Subtract W from f 1 00 0010 dfff ffff ffff SWAPF f, d Swap nibbles in f 1 00 0110 dfff ffff ffff I,2 I,2 I,2	RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2		
SWAPF (f, d) XORWF (f, d) Swap nibbles in f Exclusive OR W with f 1 00 0110 dfff ffff ffff fff fff fff fff fff fff	SUBWF	f, d		1	00	0010	dfff	ffff	C,DC,Z	1,2		
Strict S	SWAPF		Swap nibbles in f	1	00	1110	dfff	ffff				
BCF	XORWF		Exclusive OR W with f	1	00	0110	dfff	ffff	Z			
BSF	BIT-ORIENT	ED FIL	E REGISTER OPERATIONS									
BTFSC f, b BTFSS f, b Bit Test f, Skip if Clear Bit Test f, Skip if Set 1 (2) 01 11bb bfff ffff 3 3 LITERAL AND CONTROL OPERATIONS ADDLW k AND literal and W AND literal with W CALL k Call subroutine 1 11 11 111 1001 kkkk kkkk kkkk kkkk kk	BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2		
BTFSS f, b Bit Test f, Skip if Set 1 (2) 01 11bb bfff ffff 3	BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2		
LITERAL AND CONTROL OPERATIONS	BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3		
ADDLW k Add literal and W 1 11 111x kkkk kkkk C,DC,Z ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call subroutine 2 10 0kkk kkkk kkkk kkkk CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD GOTO k Go to address 2 10 1kkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 100xx kkkk kkkk Z RETIE - Return from interrupt 2 00 0000 0000 1001 TO,PD SLEEP - Go into standby mode 1 00 0000 0110 TO,PD SUBLW k Subtrac	BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3		
ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call subroutine 2 10 0kkk kkkk kkkk kkkk CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD GOTO k Go to address 2 10 1kkk kkkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 000xx kkkk kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 10 0000 0011 TO,PD SUBLW k Subtract W from litera	LITERAL AN	ID CO	NTROL OPERATIONS									
CALL k Call subroutine 2 10 0kk kkkk kkkk CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 GOTO k Go to address 2 10 1kkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETURN - Return from Subroutine 2 10 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z			
CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD GOTO k Go to address 2 10 1kkk kkkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETURN - Return from Subroutine 2 11 01xx kkkk kkkk SLEEP - Go into standby mode 1 00 0000 0110 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z			
GOTO k Go to address 2 10 1kkk kkkk C,DC,Z SUBLW k Subtract W from literal 1 1 11 110x kkkk kkkk C,DC,Z	CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk				
IORLW k Inclusive OR literal with W 1 11 1000 kkkk Kkkkk Kkkk Kkkk Kkkk Kkkk Kkkk Kkkk Kkkk	CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD			
MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk				
RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z			
RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk kkkk C,DC,Z	MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk				
RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	RETFIE	-	Return from interrupt	2	00	0000	0000	1001				
RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk				
SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	RETURN	-	Return from Subroutine		00	0000	0000	1000				
SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD			
	SUBLW	k		1	11	110x	kkkk	kkkk				
	XORLW	k		1	11	1010	kkkk	kkkk				

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

12.0 DEVELOPMENT SUPPORT

12.1 <u>Development Tools</u>

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB™-ICE Real-Time In-Circuit Emulator
- ICEPIC™ Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE® II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH[®]-MP)
- KEELOQ[®] Evaluation Kits and Programmer

12.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed reange of the PICmicro MCU.

12.3 <u>ICEPIC: Low-Cost PICmicro™</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium™ based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

12.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

12.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

12.6 <u>SIMICE Entry-Level Hardware</u> Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB™-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro™ 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can

provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

12.7 <u>PICDEM-1 Low-Cost PICmicro</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.10 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
 - editor
 - emulator
 - simulator
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

12.11 <u>Assembler (MPASM)</u>

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from MPLAB-ICE, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

12.12 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.13 MPLAB-C17 Compiler

The MPLAB-C17 Code Development System is a complete ANSI 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

12.14 Fuzzy Logic Development System (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB™ demonstration board for hands-on experience with fuzzy logic systems implementation.

12.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

12.16 KEELOQ® Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

PICT CGSX PICT GGSX PICT GGSX <t< th=""></t<>
PICTIGGSX PICTIGGXX PICTIGGSX PICTIG
SX PIC16CXX PIC16CXX PIC16C3X PIC16C3X PIC17CXX PIC17CXX 25CXX 93CXX
PICTGC8X PICTGC3X PICTGCXX PICTGCXX PICTGCXX 24CXX 93CXX
PICTGC8X PICTGC3X PICTGCXX PICTGCXX PICTGCXX 24CXX 93CXX
PICTGCBX PICTGCXX 24CXX 25CXX 93CXX 93CXX
PICTGCBX PICTGCXX 24CXX 25CXX 93CXX 93CXX
PIC17C4X 24CXX 25CXX 93CXX 93CXX 93CXX 93CX 93CX 93CX 93C
PIC17C7XX 24CXX 25CXX 93CXX 93CXX
74CXX 52CXX 63CXX
HCS200 HCS301 CS301

13.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loκ (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB (combined)	200 mA
Maximum current sourced by PORTA and PORTB (combined)	200 mA
Maximum current sunk by PORTC	200 mA
Maximum current sourced by PORTC	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (Vol x IOL)

Note 2: Voltage spikes below Vss at the \overline{MCLR}/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR}/VPP pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 13-1 CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR MODES AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C62B-04 PIC16C72A-04	PIC16C62B-20 PIC16C72A-20	PIC16LC62B-04 PIC16LC72A-04	Windowed (JW) Devices	
RC	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	
XT	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 µA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 µA max. at 3V Freq: 4 MHz max.	
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	
LP	VDD: 4.0V to 5.5V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	VDD: 2.5V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

13.1 DC Characteristics: PIC16C62B/72A-04 (Commercial, Industrial, Extended) PIC16C62B/72A-20 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq$ +70°C for commercial **DC CHARACTERISTICS** -40°C ≤ TA ≤ +85°C for industrial -40° C \leq TA \leq $+125^{\circ}$ C for extended Param Sym Characteristic Min Typ† Max Units **Conditions** No. D001 VDD Supply Voltage 4.0 5.5 XT. RC and LP osc mode D001A HS osc mode 4.5 5.5 V VBOR* 5.5 ٧ BOR enabled (Note 7) V D002* **VDR RAM Data Retention** 1.5 Voltage (Note 1) V D003 VDD Start Voltage to VPOR Vss See section on Power-on Reset for details ensure internal Power-on Reset signal PWRT enabled (PWRTE bit clear) D004* SVDD VDD Rise Rate to 0.05 D004A* TBD PWRT disabled (PWRTE bit set) ensure internal Power-on Reset signal See section on Power-on Reset for details V D005 VBOR **Brown-out Reset** 3.65 4.35 BODEN bit set voltage trip point D010 Supply Current XT, RC osc modes IDD 2.7 5 mΑ (Note 2, 5) FOSC = 4 MHz. VDD = 5.5V (Note 4) D013 10 20 mΑ HS osc mode Fosc = 20 MHz, VDD = 5.5VD020 **Power-down Current** 10.5 42 VDD = 4.0V, WDT enabled, -40°C to +85°C μΑ 16 VDD = 4.0V, WDT disabled, 0°C to +70°C (Note 3, 5) 1.5 μΑ D021 19 μΑ VDD = 4.0V, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$ 1.5 D021B 19 VDD = 4.0V, WDT disabled,-40°C to +125°C 2.5 μΑ **Module Differential** Current (Note 6) D022* Δ lwdt Watchdog Timer 20 WDTE bit set, VDD = 4.0V 6.0 μΑ

* These parameters are characterized but not tested.

∆IBOR Brown-out Reset

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

200

μΑ

BODEN bit set, VDD = 5.0V

TBD

- Note1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately $20 \mu A$ to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.

D022A*

13.2 DC Characteristics: PIC16LC62B/72A-04 (Commercial, Industrial)

DC CHA	RACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial				
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	
D001	VDD	Supply Voltage	2.5 VBOR*	-	5.5 5.5	V	LP, XT, RC osc modes (DC - 4 MHz) BOR enabled (Note 7)
D002*	VDR	RAM Data Retention Voltage (Note 1)	-	1.5	-	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	-	-	V/ms	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	-	4.35	V	BODEN bit set
D010	IDD	Supply Current (Note 2, 5)	-	2.0	3.8	mA	XT, RC osc modes FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μА	LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D020	IPD	Power-down Current	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C
D021 D021A		(Note 3, 5)	-	0.9 0.9	5 5	μA μA	VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C
		Module Differential Current (Note 6)				_	
D022* D022A*	Δlwdt Δlbor	Watchdog Timer Brown-out Reset	-	6.0 TBD	20 200	μA μA	WDTE bit set, VDD = 4.0V BODEN bit set, VDD = 5.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will operate correctly to this trip point.

DC CHARACTERISTICS

13.3 DC Characteristics: PIC16C62B/72A-04 (Commercial, Industrial, Extended)

PIC16C62B/72A-20 (Commercial, Industrial, Extended)

PIC16LC62B/72A-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial

-40 °C \leq TA \leq +85 °C for industrial -40 °C \leq TA \leq +125 °C for extended

Operating voltage VDD range as described in DC spec Section 13.1

and Section 13.2

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030		with TTL buffer	Vss	-	0.15VDD	V	For entire VDD range
D030A			Vss	-	0.8V	V	4.5V ≤ VDD ≤ 5.5V
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	V	
D032		MCLR, OSC1 (in RC mode)	Vss	-	0.2Vdd	V	
D033		OSC1 (in XT, HS and LP modes)	Vss	-	0.3VDD	V	Note1
		Input High Voltage					
	VIH	I/O ports		-			
D040		with TTL buffer	2.0	-	VDD	V	4.5V ≤ VDD ≤ 5.5V
D040A			0.25VDD + 0.8V	-	VDD	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8VDD	-	VDD	V	For entire VDD range
D042		MCLR	0.8Vdd	-	Vdd	V	
D042A		OSC1 (XT, HS and LP modes)	0.7Vdd	-	Vdd	V	Note1
D043		OSC1 (in RC mode)	0.9Vdd	-	Vdd	V	
		Input Leakage Current (Notes 2, 3)					
D060	lı∟	I/O ports	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR, RA4/T0CKI	-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD
D063		OSC1	-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD,
							XT, HS and LP osc modes
D070	IPURB	PORTB weak pull-up current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
		Output Low Voltage					
D080	Vol	I/O ports	-	-	0.6	V	IOL = 8.5 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$
			-	-	0.6	V	IOL = 7.0 mA , VDD = 4.5V , -40°C to $+125^{\circ}\text{C}$
D083		OSC2/CLKOUT (RC osc mode)	-	-	0.6	V	IOL = 1.6 mA, $VDD = 4.5V$, $-40^{\circ}C$ to $+85^{\circ}C$
		,	-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C

^{*} These parameters are characterized but not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note1: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with external clock in RC mode.

Standard Operating Conditions (unless otherwise stated)

 $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial

 $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended

Operating voltage VDD range as described in DC spec Section 13.1

Opt	nau	19	VOI	iage	•
and	Sec	ction	n 1	32	

• • • • • • • • • • • • • • • • •										
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
		Output High Voltage								
D090	Vон	I/O ports (Note 3)	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C			
			VDD-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C			
D092		OSC2/CLKOUT (RC osc mode)	VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C			
			VDD-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C			
D150*	Vod	Open-Drain High Voltage	-	-	8.5	V	RA4 pin			
		Capacitive Loading Specs on Output Pins								
D100	Cosc ₂	OSC2 pin	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.			
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50	pF				
D102	Cb	SCL, SDA in I ² C mode	-	-	400	pF				

These parameters are characterized but not tested.

DC CHARACTERISTICS

Note1: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with external clock in RC mode.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input volt-
- 3: Negative current is defined as current sourced by the pin.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

13.4 AC (Timing) Characteristics

13.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS		3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			(1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:	'	
рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	tO	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	se letters and their meanings:		
S			
F	Fall	P	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (I ² C specifications only)	•	
СС	•		
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


13.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 13-1 apply to all timing specifications unless otherwise noted. Figure 13-1 specifies the load conditions for the timing specifications.

TABLE 13-1 TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

Standard Operating Conditions (unless otherwise stated)										
	Operating temperature 0°C ≤ TA ≤ +70°C for commercial									
AC CHARACTERISTICS	-40°C ≤ TA ≤ +85°C for industrial									
AC CHARACTERISTICS	-40°C ≤ TA ≤ +125°C for extended									
	Operating voltage VDD range as described in DC spec Section 13.1 and Section 13.2.									
	LC parts operate for commercial/industrial temp's only.									

FIGURE 13-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



13.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 13-2: EXTERNAL CLOCK TIMING




TABLE 13-2 EXTERNAL CLOCK TIMING REQUIREMENTS

Param	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
1A	Fosc	External CLKIN Frequency	DC		4	MHz	RC and XT osc modes
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	RC and XT osc modes
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
					15	ns	HS oscillator

^{*} These parameters are characterized but not tested.

Note1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-3: CLKOUT AND I/O TIMING




TABLE 13-3 CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑		Tosc + 200	_	_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT ↑		0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out val	lid	_	50	150	ns	
18*	TosH2ioI	OSC1 [↑] (Q2 cycle) to Port input	Standard	100	_	_	ns	
18A*	1	invalid (I/O in hold time)	Extended (LC)	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1↑ (I/O in	setup time)	0	_	_	ns	
20*	TioR	Port output rise time	Standard	_	10	40	ns	
20A*	1		Extended (LC)	_	_	80	ns	
21*	TioF	Port output fall time	Standard	_	10	40	ns	
21A*	1		Extended (LC)	_	_	80	ns	
22††*	Tinp	INT pin high or low time	•	Tcy	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high or low	v time	Tcy	_	_	ns	

^{*} These parameters are characterized but not tested.

Note1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edge.

FIGURE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 13-5: BROWN-OUT RESETTIMING




TABLE 13-4 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_		μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	_	μs	VDD ≤ BVDD (D005)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TOCKI

TOCKI

40

41

41

45

46

TMR0 or TMR1

Note: Refer to Figure 13-1 for load conditions.

FIGURE 13-6: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 13-5 TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
	Tioli	TOOKUU: L D L W	P 141	lu s	0.5T 00				
40*	Tt0H	T0CKI High Pulse V	Viath	No Prescaler	0.5Tcy + 20	_		ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns	
				With Prescaler		-	_	ns	N = prescale value
					20 or <u>Tcy + 40</u>				(2, 4,, 256)
			1		N				
45*	Tt1H	T1CKI High Time	Synchronous, F		0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	Standard	15		_	ns	parameter 47
			Prescaler = 2,4,8	Extended (LC)	25	_	_	ns	
			Asynchronous	Standard	30	-	_	ns	
			-		50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F	rescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	Standard	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	Extended (LC)	25	_	_	ns	
			Asynchronous	Standard	30	<u> </u>	_	ns	
				Extended (LC)	50	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	Standard	Greater of: 30 OR TCY + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
				Extended (LC)	Greater of: 50 OR TCY + 40 N				N = prescale value (1, 2, 4, 8)
			Asynchronous	Standard	60	_	_	ns	
				Extended (LC)	100	_	_	ns	
	Ft1	Timer1 oscillator inp	1 \ \ / 1		DC	l —	200	kHz	
		(oscillator enabled b	by setting bit T10SCEN)						
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	_	7Tosc	_	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-7: CAPTURE/COMPARE/PWM TIMINGS




TABLE 13-6 CAPTURE/COMPARE/PWM REQUIREMENTS

Param No.	Sym	Characteristic				Тур†	Max	Units	Conditions
50*	TccL	CCP1 input low	No Prescaler		0.5Tcy + 20	_	_	ns	
		time	With Prescaler	Standard	10	_	_	ns	
				Extended (LC)	20	_	_	ns	
51*	TccH	CCP1 input high	No Prescaler		0.5Tcy + 20	_	_	ns	
		time	With Prescaler	Standard	10	_	_	ns	
				Extended (LC)	20	_	_	ns	
52*	TccP	CCP1 input period	•		3TCY + 40 N	_	_	ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 output rise t	ime	Standard	_	10	25	ns	
				Extended (LC)	_	25	45	ns	
54*	TccF	CCP1 output fall til	me	Standard	_	10	25	ns	
				Extended (LC)	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 13-8: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 13-7 EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ inp	Tcy	_	_	ns		
71	TscH	SCK input high time Continuous		1.25Tcy + 30	_	_	ns	
71A		(slave mode) Single Byte		40	_	_	ns	Note 1
72	TscL	SCK input low time Continuous		1.25Tcy + 30	_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	ut to SCK edge	100	_	_	ns	
73A	Тв2в	Last clock edge of Byte1 to edge of Byte2	the 1st clock	1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input	t to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise time	Standard	_	10	25	ns	
			Extended (LC)	_	20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time	Standard	_	10	25	ns	
		(master mode) Extended (LC)		_	20	45	ns	
79	TscF	SCK output fall time (master mode)		_	10	25	ns	
80	TscH2doV,	SDO data output valid Standard		_	_	50	ns	
	TscL2doV	after SCK edge	Extended (LC)	_	_	100	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 13-9: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 13-8 EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic		Min	Typ†	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	_	ns	
71A		(slave mode) Single Byte		40	_	_	ns	Note 1
72	TscL	SCK input low time			_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data in edge	out to SCK	100	_	_	ns	
73A	Тв2в	Last clock edge of Byte1 edge of Byte2	Last clock edge of Byte1 to the 1st clock		_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input	ut to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise	Standard	_	10	25	ns	
		time	Extended (LC)		20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time	Standard	_	10	25	ns	
		(master mode)	Extended (LC)		20	45	ns	
79	TscF	SCK output fall time (mas	ter mode)	_	10	25	ns	
80	TscH2doV,	SDO data output valid Standard		_		50	ns	
	TscL2doV	after SCK edge Extended (LC)			_	100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to	SCK edge	Tcy	_	_	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 13-10: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TABLE 13-9 EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ inp	ut	Tcy	_	_	ns	
71	TscH	SCK input high time Continuous		1.25Tcy + 30	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	ut to SCK edge	100	_	_	ns	
73A	Тв2в	Last clock edge of Byte1 to edge of Byte2	the 1st clock	1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inpu	t to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise time	Standard		10	25	ns	
			Extended (LC)		20	45	ns	
76	TdoF	SDO data output fall time			10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impo	edance	10	_	50	ns	
78	TscR	SCK output rise time	Standard		10	25	ns	
		(master mode)	Extended (LC)		20	45	ns	
79	TscF	SCK output fall time (mast	er mode)	_	10	25	ns	
80	TscH2doV,	SDO data output valid Standard			_	50	ns	
	TscL2doV	after SCK edge Extended (LC)			_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 13-11: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

TABLE 13-10 EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ in	SS↓ to SCK↓ or SCK↑ input			_	ns	
71	TscH	SCK input high time Continuous		1.25Tcy + 30	_	_	ns	
71A		(slave mode) Single Byte		40	_	_	ns	Note 1
72	TscL	SCK input low time			_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 edge of Byte2	to the 1st clock	1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inp	out to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise	Standard	_	10	25	ns	
		time	Extended (LC)		20	45	ns	
76	TdoF	SDO data output fall time	Э		10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-im	npedance	10	_	50	ns	
78	TscR	SCK output rise time	Standard		10	25	ns	
		(master mode)	Extended (LC)		20	45	ns	
79	TscF	SCK output fall time (ma	ster mode)		10	25	ns	
80	TscH2doV,	SDO data output valid	Standard	_	_	50	ns	
	TscL2doV	after SCK edge	Extended (LC)	_	_	100	ns	
82	TssL2doV	SDO data output valid Standard			_	50	ns	
		after SS↓ edge Extended (LC)		_	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40		_	ns	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not

FIGURE 13-12: I²C BUS START/STOP BITS TIMING




TABLE 13-11 I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	_	_	110	condition
91*	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock
		Hold time	400 kHz mode	600	_	_	113	pulse is generated
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_	113	
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_	113	

These parameters are characterized but not tested.

FIGURE 13-13: I²C BUS DATA TIMING




TABLE 13-12 I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
102*	Tr	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	-	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	Tsu:dat	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92*	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
		time	400 kHz mode	0.6	_	μs	
109*	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading			400	pF	

^{*} These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

TABLE 13-13 A/D CONVERTER CHARACTERISTICS:

PIC16C72A-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C72A-20 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LC72A-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		_	_	8-bits	bit	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A02	EABS	Total Absolute error		_	_	< ± 1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A03	EIL	Integral linearity error		_	_	< ± 1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A04	EDL	Differential linearity error		_	_	< ± 1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A05	EFS	Full scale error		_	_	< ± 1	LSb	$VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$
A06	Eoff	Offset error		_	_	< ± 1	LSb	$VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$
A10	_	Monotonicity		_	guaranteed (Note 3)	_		VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltage		2.5V	_	VDD + 0.3	V	
A25	VAIN	Analog input voltage		Vss - 0.3	_	VREF + 0.3	V	
A30	ZAIN	Recommended impedar analog voltage source	ice of	_	_	10.0	kΩ	
A40	IAD	A/D conversion current	Standard	_	180	_	μΑ	Average current consump-
		(VDD)	Extended (LC)	_	90	_	μΑ	tion when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)		10	_	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 9.1.
				_	_	10	μΑ	During A/D Conversion cycle

^{*} These parameters are characterized but not tested.


Note 1: When A/D is off, it will not consume any current other than minor leakage current.

The power-down current spec includes any such leakage from the A/D module.

- 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
- 3: The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-14: A/D CONVERSION TIMING



Note1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 13-14 A/D CONVERSION REQUIREMENTS

Param	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
No.								
130	TAD	A/D clock period	Standard	1.6	_	_	μs	Tosc based, VREF ≥ 3.0V
			Extended (LC)	2.0	_	_	μs	Tosc based, VREF full range
			Standard	2.0	4.0	6.0	μs	A/D RC Mode
			Extended (LC)	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not inc (Note 1)	cluding S/H time)	11		11	TAD	
132	TACQ	Acquisition time		Note 2	20	_	μs	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2 §	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert	→ sample time	1.5 §	_	_	TAD	

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following Tcy cycle.

2: See Section 9.1 for min conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[§] This specification ensured by design.

14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.

Graphs and Tables not available at this time.

Data is not available at this time but you may reference the *PIC16C72 Series Data Sheet* (DS39016) DC and AC characteristic section which contains data similar to what is expected.

NOTES:

15.0 PACKAGING INFORMATION

15.1 Package Marking Information


28-Lead PDIP (Skinny DIP)




Example




28-Lead CERDIP Windowed



Example



28-Lead SOIC



Example



28-Lead SSOP



Example




Legen	d: MMM XXX	Microchip part number information Customer specific information*
	AAA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured O = Outside Vendor
		C = 5" Line
		S = 6" Line
		H = 8" Line
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled
Note:		nt the full Microchip part number cannot be marked on one line, arried over to the next line thus limiting the number of available

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

characters for customer specific information.

15.2 K04-070 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil




Units			INCHES*		М	ILLIMETERS	S
Dimension Limits		MIN	MOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		28			28	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.019	0.022	0.41	0.48	0.56
Upper Lead Width	B1 [†]	0.040	0.053	0.065	1.02	1.33	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	Α	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.070	0.090	0.110	1.78	2.29	2.79
Base to Seating Plane	A2	0.015	0.020	0.025	0.38	0.51	0.64
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D [‡]	1.345	1.365	1.385	34.16	34.67	35.18
Molded Package Width	E [‡]	0.280	0.288	0.295	7.11	7.30	7.49
Radius to Radius Width	E1	0.270	0.283	0.295	6.86	7.18	7.49
Overall Row Spacing	eВ	0.320	0.350	0.380	8.13	8.89	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

15.3 K04-080 28-Lead Ceramic Dual In-line with Window (JW) - 300 mil



D

Ε

Ε1

eВ

W1

W2

1.430

0.285

0.255

0.345

0.130

0.290

1.458

0.290

0.270

0.385

0.140

0.300

1.485

0.295

0.285

0.425

0.150

0.310

36.32

7.24

6.48

8.76

0.13

0.29

37.02

7.37

6.86

9.78

0.14

0.3

37.72

7.49

7.24

10.80

0.15

0.31

Package Length

Package Width

Window Width


Window Length

Radius to Radius Width

Overall Row Spacing

^{*} Controlling Parameter.

15.4 K04-052 28-Lead Plastic Small Outline (SO) - Wide, 300 mil




Units			INCHES*		М	ILLIMETERS	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D [‡]	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E [‡]	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	B [†]	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

^{*} Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

15.5 K04-073 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm



Units			INCHES		М	ILLIMETERS	S*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		28			28	
Overall Pack. Height	Α	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D [‡]	0.396	0.402	0.407	10.07	10.20	10.33
Molded Package Width	E [‡]	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	Β [†]	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

NOTES:

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	7/98	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16C6X Data Sheet</i> , DS30234, and the <i>PIC16C7X Data Sheet</i> , DS30390.

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table B-1.

TABLE B-1: CONVERSION CONSIDERATIONS

Difference	PIC16C62A/72	PIC16C62B/72A
Voltage Range	2.5V - 6.0V	2.5V - 5.5V
SSP module	Basic SSP (2 mode SPI)	SSP (4 mode SPI)
SSP module	Can only transmit one word in SPI mode of enhanced SSP.	N/A
CCP module	CCP does not reset TMR1 when in special event trigger mode.	N/A
Timer1 module	Writing to TMR1L register can cause over- flow in TMR1H register.	N/A

APPENDIX C: MIGRATION FROM BASE-LINE TO MID-RANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a mid-range device (i.e., PIC16CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
 This allows larger page sizes both in program
 memory (2K now as opposed to 512 before) and
 register file (128 bytes now versus 32 bytes
 before).
- A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION_REG and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.

- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. TOCKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- 15. "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (\overline{POR}) .
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

To convert code written for PIC16C5X to PIC16CXXX, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

INDEX	PWM Mode. See PWM
Λ.	RC2/CCP1 Pin6
A	Timer Resources
A/D49	Timing Diagram 86
A/D Converter Enable (ADIE Bit)14	CCP1CON Register
A/D Converter Flag (ADIF Bit)15, 51	CCP1M3:CCP1M0 Bits
A/D Converter Interrupt, Configuring51	CCP1X:CCP1Y Bits
ADCON0 Register	Code Protection 55, 68
ADCON1 Register	CP1:CP0 Bits55
ADRES Register	Compare (CCP Module)
Analog Port Pins6	Block Diagram
Analog Port Pins, Configuring53	CCP Pin Configuration35
Block Diagram51	CCPR1H:CCPR1L Registers35
Block Diagram, Analog Input Model52	Software Interrupt
Channel Select (CHS2:CHS0 Bits)49	Special Event Trigger
Clock Select (ADCS1:ADCS0 Bits)	Timer1 Mode Selection
Configuring the Module51	Configuration Bits
Conversion Clock (TAD)53	Conversion Considerations
Conversion Status (GO/DONE Bit)	Conversion Considerations
Conversions	D
Converter Characteristics 93	Data Memory8
	Bank Select (RP1:RP0 Bits)
Module On/Off (ADON Bit)	General Purpose Registers8
Port Configuration Control (PCFG2:PCFG0 Bits) 50	Register File Map8
Sampling Requirements	Special Function Registers9
Special Event Trigger (CCP)	DC Characteristics
Timing Diagram94	-, -
Absolute Maximum Ratings	Development Support
ADCON0 Register	Development Tools
ADCS1:ADCS0 Bits49	Direct Addressing
ADON Bit49	E
CHS2:CHS0 Bits49	Floatrical Characteristics
GO/DONE Bit49, 51	Electrical Characteristics
ADCON1 Register 10, 49, 50	Errata3
	External Clock Input (DAA/TOCKI) Con Timoro
PCFG2:PCFG0 Bits50	External Clock Input (RA4/T0CKI). See Timer0
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources
PCFG2:PCFG0 Bits	, ,
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D 6 Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Software Interrupt 34 Timer1 Mode Selection 34	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Software Interrupt 34 Timer1 Mode Selection 34 Capture/Compare/PWM (CCP) 33	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Software Interrupt 34 Timer1 Mode Selection 34 Capture/Compare/PWM (CCP) 33 Capture Mode. See Capture	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Coftware Interrupt 34 Timer1 Mode Selection 34 Capture/Compare/PWM (CCP) 33 Capture Mode. See Capture CCP1CON Register 9, 33	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Changing Between Capture Prescalers 34 Capture/Compare/PWM (CCP) 33 Capture Mode. See Capture CCP1CON Register 9, 33 CCPR1H Register 9, 33	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Changing Between Capture Prescalers 34 Coftware Interrupt 34 Timer1 Mode Selection 34 Capture/Compare/PWM (CCP) 33 Capture Mode. See Capture CCP1CON Register 9, 33 CCPR1L Register 9, 33 CCPR1L Register 9, 33	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Changing Between Capture Prescalers 34 Copture/Compare/PWM (CCP) 33 Capture Mode. See Capture 39, 33 CCPR1L Register 9, 33 CCPR1L Register 9, 33 COPR1L Register 9, 33 COMpare Mode. See Compare <td>External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit</td>	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit
PCFG2:PCFG0 Bits 50 ADRES Register 9, 49, 51 Analog Port Pins. See A/D 9, 49, 51 Analog-to-Digital Converter. See A/D Architecture PIC16C62B/PIC16C72A Block Diagram 5 Assembler 73 MPASM Assembler 73 B Banking, Data Memory 8, 11 BOR. See Brown-out Reset Brown-out Reset (BOR) 55, 57, 59, 60, 61 BOR Enable (BODEN Bit) 55 BOR Status (BOR Bit) 16 Timing Diagram 84 C Capture (CCP Module) 34 Block Diagram 34 CCP Pin Configuration 34 CCPR1H:CCPR1L Registers 34 Changing Between Capture Prescalers 34 Changing Between Capture Prescalers 34 Coftware Interrupt 34 Timer1 Mode Selection 34 Capture/Compare/PWM (CCP) 33 Capture Mode. See Capture CCP1CON Register 9, 33 CCPR1L Register 9, 33 CCPR1L Register 9, 33	External Interrupt Input (RB0/INT). See Interrupt Sources External Power-on Reset Circuit

ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator		0		
ID Locations	*	On-Line Support	1	09
In-Circuit Serial Programming (ICSP)		OPCODE Field Descriptions		
Indirect Addressing		OPTION_REG Register		
FSR Register8		INTEDG Bit		
INDF Register	9	PS2:PS0 Bits		
Instruction Format	69	PSA Bit		
Instruction Set	69	RBPU Bit		
Summary Table	70	TOCS Bit		
INT Interrupt (RB0/INT). See Interrupt Sources		TOSE Bit		
INTCON Register	9, 13	OSC1/CLKIN Pin	,	
GIE Bit	13	OSC2/CLKOUT Pin		
INTE Bit	13	Oscillator Configuration		
INTF Bit	13	HS		
PEIE Bit	13		,	
RBIE Bit		LP		
RBIF Bit		RC56,		
TOIE Bit	•	Selection (FOSC1:FOSC0 Bits)		
TOIF Bit		XT		
Inter-Integrated Circuit. See I ² C		Oscillator, Timer1		
Interrupt Sources	55 64	Oscillator, WDT		66
A/D Conversion Complete		P		
•		-		
Block Diagram		Packaging		
Capture Complete (CCP)		Paging, Program Memory		
Compare Complete (CCP)		PCON Register	. 16,	60
Interrupt on Change (RB7:RB4)		BOR Bit		16
RB0/INT Pin, External		POR Bit		16
SSP Receive/Transmit Complete		PICDEM-1 Low-Cost PICmicro Demo Board		72
TMR0 Overflow	,	PICDEM-2 Low-Cost PIC16CXX Demo Board		72
TMR1 Overflow	27, 29	PICDEM-3 Low-Cost PIC16CXXX Demo Board		72
TMR2 to PR2 Match		PICSTART® Plus Entry Level Development System		
TMR2 to PR2 Match (PWM)	31, 36	PIE1 Register		
Interrupts, Context Saving During	65	ADIE Bit		
Interrupts, Enable Bits		CCP1IE Bit		
A/D Converter Enable (ADIE Bit)	14	SSPIE Bit		
CCP1 Enable (CCP1IE Bit)		TMR1IE Bit		
Global Interrupt Enable (GIE Bit)		TMR2IE Bit		
Interrupt on Change (RB7:RB4) Enable (RBIE Bit				14
65	,,	Pinout Descriptions		,
Peripheral Interrupt Enable (PEIE Bit)	13	PIC16C62B/PIC16C72A		
RB0/INT Enable (INTE Bit)		PIR1 Register		
SSP Enable (SSPIE Bit)		ADIF Bit		
TMR0 Overflow Enable (T0IE Bit)		CCP1IF Bit		
TMR1 Overflow Enable (TMR1IE Bit)		SSPIF Bit		
TMR2 to PR2 Match Enable (TMR2IE Bit)		TMR1IF Bit		
Interrupts, Flag Bits	14	TMR2IF Bit		
	15 51	Pointer, FSR		18
A/D Converter Flag (ADIF Bit)		POR. See Power-on Reset		
CCP1 Flag (CCP1IF Bit)		PORTA		6
Interrupt on Change (RB7:RB4) Flag (RBIF Bit)	13,21,	Analog Port Pins		
65		Initialization		19
RB0/INT Flag (INTF Bit)		PORTA Register	9,	19
SSP Flag (SSPIF Bit)		RA3:RA0 and RA5 Port Pins		19
TMR0 Overflow Flag (T0IF Bit)		RA4/T0CKI Pin		
TMR1 Overflow Flag (TMR1IF Bit)	15	RA5/SS/AN4 Pin	6.	42
TMR2 to PR2 Match Flag (TMR2IF Bit)	15	TRISA Register		
V		PORTB		
K		Initialization		
KeeLoq® Evaluation and Programming Tools	73	PORTB Register		
8.4				
М		Pull-up Enable (RBPU Bit)		
Master Clear (MCLR)	6	RB0/INT Edge Select (INTEDG Bit)		
MCLR Reset, Normal Operation57,		RB0/INT Pin, External		
MCLR Reset, SLEEP57,		RB3:RB0 Port Pins		
Memory Organization		RB7:RB4 Interrupt on Change		05
Data Memory	8	RB7:RB4 Interrupt on Change Enable (RBIE Bit)		
Program Memory		RB7:RB4 Interrupt on Change Flag (RBIF Bit) 13		
MPLAB Integrated Development Environment Software		RB7:RB4 Port Pins		21

TRISB Register	10, 21	TMR2 to PR2 Match	31, 36
PORTC	6	TMR2 to PR2 Match Enable (TMR2IE Bit)	14
Block Diagram	23	TMR2 to PR2 Match Flag (TMR2IF Bit)	15
Initialization	23		
PORTC Register		Q	
RC0/T1OSO/T1CKI Pin		Q-Clock	36
RC1/T1OSI Pin	6	R	
RC2/CCP1 Pin	6		
RC3/SCK/SCL Pin	6, 42, 47	RAM. See Data Memory	
RC4/SDI/SDA Pin	6, 42	Reader Response	
RC5/SDO Pin	6, 42	Register File	
RC6 Pin	6	Register File Map	
RC7 Pin	6	Reset	
TRISC Register	10, 23	Block Diagram	
Postscaler, Timer2		Brown-out Reset (BOR). See Brown-out Reset ((BOR)
Select (TOUTPS3:TOUTPS0 Bits)		MCLR Reset. See MCLR	200)
Postscaler, WDT		Power-on Reset (POR). See Power-on Reset (P	
Assignment (PSA Bit)		Reset Conditions for All Registers	
Block Diagram		Reset Conditions for PCON Register	
Rate Select (PS2:PS0 Bits)		Reset Conditions for Program Counter	
Switching Between Timer0 and WDT	26	Reset Conditions for STATUS Register Timing Diagram	
Power-down Mode. See SLEEP			O²
Power-on Reset (POR)55,		WDT Reset. See Watchdog Timer (WDT) Revision History	101
Oscillator Start-up Timer (OST)		Revision history	103
POR Status (POR Bit)		S	
Power Control (PCON) Register		SEEVAL® Evaluation and Programming System	73
Power-down (PD Bit)		Serial Peripheral Interface. See SPI	
Power-on Reset Circuit, External		SLEEP	5. 57. 67
Power-up Timer (PWRT)		Software Simulator (MPLAB-SIM)	
PWRT Enable (PWRTE Bit)		Special Event Trigger. See Compare	
Time-out (TO Bit)		Special Features of the CPU	55
Time-out Sequence on Power up		Special Function Registers	
Time-out Sequence on Power-up		Speed, Operating	
Timing Diagram Prescaler, Capture		SPI (SSP Module)	,
Prescaler, Timer0		Block Diagram	42
Assignment (PSA Bit)		Buffer Full Status (BF Bit)	
Block Diagram		Clock Edge Select (CKE Bit)	
Rate Select (PS2:PS0 Bits)		Clock Polarity Select (CKP Bit)	4
Switching Between Timer0 and WDT		Data Input Sample Phase (SMP Bit)	40
Prescaler, Timer1		Mode Select (SSPM3:SSPM0 Bits)	4′
Select (T1CKPS1:T1CKPS0 Bits)		Receive Overflow Indicator (SSPOV Bit)	
Prescaler, Timer2		Serial Clock (RC3/SCK/SCL)	
Select (T2CKPS1:T2CKPS0 Bits)		Serial Data In (RC4/SDI/SDA)	42
PRO MATE® II Universal Programmer		Serial Data Out (RC5/SDO)	
Product Identification System		Slave Select (RA5/SS/AN4)	
Program Counter		Synchronous Serial Port Enable (SSPEN Bit)	
PCL Register	9, 17	SSP	
PCLATH Register		Enable (SSPIE Bit)	
Reset Conditions	60	Flag (SSPIF Bit)	15
Program Memory	7	I ² C Mode. See I ² C	_
Interrupt Vector	7	RA5/SS/AN4 Pin	
Paging	7, 17	RC3/SCK/SCL Pin	
Program Memory Map	7	RC4/SDI/SDA Pin	
Reset Vector	7	RC5/SDO Pin	
Program Verification		SPI Mode. See SPI	4.0
Programming Pin (Vpp)	6	SSPADD Register	
Programming, Device Instructions		SSPBUF Register	
PWM (CCP Module)		SSPCON Register	
Block Diagram		SSPSTAT Register	
CCPR1H:CCPR1L Registers		TMR2 Output for Clock Shift	
Duty Cycle		SSPCON Register	
Example Frequencies/Resolutions		CKP Bit	
Output Diagram		SSPEN Bit	
Period		SSPM3:SSPM0 Bits	
Set-Up for PWM Operation	37	SSPOV Bit	

WCOL Bit	41
SSPSTAT Register	
BF Bit	
CKE Bit	
D/Ā Bit	
P bit	
R/W Bit	
S Bit	
SMP Bit	
UA Bit	
Stack	
STATUS Register	
C Bit	11
DC Bit	11
IRP Bit	11
PD Bit11,	57
RP1:RP0 Bits	11
TO Bit11,	57
Z Bit	11
Synchronous Serial Port. See SSP	
T	
T1CON Register9,	
T1CKPS1:T1CKPS0 Bits	27
T1OSCEN Bit	
T1SYNC Bit	
TMR1CS Bit	
TMR1ON Bit	
T2CON Register	
T2CKPS1:T2CKPS0 Bits	
TMR2ON Bit	
TOUTPS3:TOUTPS0 Bits	ა I
Timer0	
Block Diagram	
Clock Source Edge Select (T0SE Bit)12,	
Clock Source Select (TOCS Bit)12,	25
Overflow Enable (T0IE Bit)	13
Overflow Flag (T0IF Bit)13,	
Overflow Interrupt26,	65
Prescaler. See Prescaler, Timer0	
RA4/T0CKI Pin, External Clock	. 6
Timing Diagram	85
TMR0 Register	9
Timer1	27
Block Diagram	28
Capacitor Selection	
Clock Source Select (TMR1CS Bit)	
External Clock Input Sync (T1SYNC Bit)	
Module On/Off (TMR1ON Bit)	27
Oscillator27,	
Oscillator Enable (T1OSCEN Bit)	
Overflow Enable (TMR1IE Bit)	
Overflow Flag (TMR1IF Bit)	
Overflow Interrupt27,	
Prescaler. See Prescaler, Timer1	23
RC0/T1OSO/T1CKI Pin	6
RC1/T10SI	-
	6
	-
Special Event Trigger (CCP)	35
T1CON Register9,	35 27
T1CON Register	35 27 85
T1CON Register	35 27 85 27
T1CON Register	35 27 85 27
T1CON Register 9, Timing Diagram	35 27 85 27 27
T1CON Register 9, Timing Diagram	35 27 85 27 27
T1CON Register 9, Timing Diagram	35 27 85 27 27 31

Prescaler. See Prescaler, Timer2	
SSP Clock Shift	31, 3
T2CON Register	9, 3
TMR2 Register	
TMR2 to PR2 Match Enable (TMR2IE Bit)	1
TMR2 to PR2 Match Flag (TMR2IF Bit)	
TMR2 to PR2 Match Interrupt	31, 32, 3
Timing Diagrams	
I ² C Reception (7-bit Address)	4
Time-out Sequence on Power-up	62, 6
Wake-up from SLEEP via Interrupt	
Timing Diagrams and Specifications	8
A/D Conversion	
Brown-out Reset (BOR)	
Capture/Compare/PWM (CCP)	
CLKOUT and I/O	
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer (OST)	
Power-up Timer (PWRT)	
Reset	
Timer0 and Timer1	
Watchdog Timer (WDT)	8
W	
W Register	6
Wake-up from SLEEP	55, 6°
Interrupts	60, 6
MCLR Reset	6
Timing Diagram	6
WDT Reset	
Watchdog Timer (WDT)	
Block Diagram	
Enable (WDTE Bit)	55, 6
Postscaler. See Postscaler, WDT	
Programming Considerations	
RC Oscillator	
Time-out Period	
Timing Diagram	
WDT Reset, Normal Operation	
WDT Reset, SLEEP	
WWW, On-Line Support	3, 10

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

980106

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, *Flex*ROM, MPLAB, in-circuit serial programming and *fuzzy*LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

IO: RE:	Technical Publications Manager : Reader Response	Total Pages Sent
Fror	City / State / ZIP / Country	
	olication (optional):	
Wou	uld you like a reply?YN	
	Noc. 11010002B/12A	Number: DS35008A
Que	estions:	
1.	What are the best features of this document	t?
2.	How does this document meet your hardwa	re and software development needs?
3.	Do you find the organization of this data she	et easy to follow? If not, why?
4	NATIONAL CONTRACTOR AS AN ADMINISTRACTOR OF A SAME AND	
4.	what additions to the data sheet do you thin	nk would enhance the structure and subject?
_	NAME of deletions from the detection of social be	and a with out offertion the event week who are
5.	what deletions from the data sheet could be	e made without affecting the overall usefulness?
•		
6.	Is there any incorrect or misleading informa	tion (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, syste	ms, and silicon products?

PIC16C62B/72A PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	-XX equency Range	X 	/XX Package	XXX Pattern	E) F F p	DIP pa attern #	72A - 04/P 301 = Commercial temp., ckage, 4 MHz, normal VDD limits, QTP 4301. 362B - 04l/SO = Industrial temp., SOIC
Device	PIC16C PIC16L PIC16C PIC16L	62B ⁽¹⁾ , PIC16C62E C62B ⁽¹⁾ , PIC16LC6 72A ⁽¹⁾ , PIC16C72/ C72A ⁽¹⁾ , PIC16LC7	BT ⁽²⁾ ;VDD rango S2BT ⁽²⁾ ;VDD rar AT ⁽²⁾ ;VDD rango 72AT ⁽²⁾ ;VDD rar	e 4.0V to 5.5V nge 2.5V to 5.5V e 4.0V to 5.5V nge 2.5V to 5.5V	c	,) F	ackage IC16C6	, 200 kHz, Extended VDD limits. S2B - 20l/P = Industrial temp., PDIP, 20MHz, normal VDD limits.
Frequency Range		= 4 MHz = 20 MHz			N	ote 1	: C LC : T	= Low Power CMOS
Temperature Range	İ	= 0° C to 70° = -40° C to $+85^{\circ}$ = -40° C to $+125^{\circ}$	C (Industrial) ´				packages uniy.
Package	SO SP	Windowed CESOICSkinny plasticPDIPSSOP						
Pattern		QTP, Code or Spec therwise)	ial Requiremen	ıts				

^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway. Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Microchip Technology Inc. 42705 Grand River, Suite 201 Novi, MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2874

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

7/7/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro™ 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).

All rights reserved. © 1998, Microchip Technology Incorporated, USA. 8/98 Printed on recycled paper.



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.