

# CMOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate

High-Voltage Types (20-Volt Rating)


The CD4086B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


.

#### Features:

- Medium-speed operation tpHL = 90 ns; tpLH = 140 ns (typ.) at 10 V
- INHIBIT and ENABLE inputs
- Buffered outputs
- 100% tested for quiescent current at 20 V
  - Maximum input leakage current of 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package termperature range):
  - 1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V

- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"





FUNCTIONAL DIAGRAM

9205-238708

TERMINAL ASSIGNMENT




Fig. 1 — Typical voltage and current transfer characteristics.




Fig. 2 — Minimum and maximum voltage transfer characteristics.

# COMMERCIAL CMOS

3

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}$ C to $+125^{\circ}$ C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Ty	pes)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tsto)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	+265 <sup>0</sup> C

#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)	3	18	v

# CD4086B Types


#### CD4086B Types


ы).<sub>е</sub>

1

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC			VS VDD (V)	LIMI" 55	TS AT I	NDICAT	ED TEN	MPERAT	TURES ( <sup>4</sup> +25 Typ.	PC) Max.	UNITS
Quiescent	_	0,5	5	1	1	30	30		0.02	1	· · · · ·
Device		0,10	10	2	2	60	60		0.02	2	-
Current		0,15	15	4	4	120	120		0.02	4	μA
IDD Max.	-	0,20	20	20	20	600	600	_	0.02	20	
Output Low					· · · ·					<u>, « – – ,                               </u>	
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	3613 <b>1</b>		
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	- ·	
Output Volt-							:				
age:	- 1	0,5	5	0.05				_	0	0.05	
Low-Level,	·	0,10	10		,0.0	)5			0	0.05	
V <sub>OL</sub> Max.		0,15	15		0.05				Q	0.05	
Output Volt-		F.4.1							-		V
age:		0,5	5	4.95				4.95	5	_	
High-Level,	-	0,10	10		9.95				10	_	
V <sub>OH</sub> Min.	. —	0,15	15		14.95				15	-	
Input Low	0.5,4.5	-	5		1.	5		_	_	1.5	
Voltage,	1,9	-	10	3 3							
VIL Max.	1.5,13.5	-	15	4 4							
Input High	0.5,4.5	-	5	3.5 3.5 _						V	
Voltage,	1,9	<u> </u>	10	7 7 -					_	_	
VIH Min.	1.5,13.5	+	15	11 11							
Input Current, I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	_±1		±10-5	±0.1	μΑ






8


ē


THL

TIME (1)

ğ







12.1

Ċ,

#### CD4086B Types




Fig. 9 - CD4086B schematic diagram.

VSS A2

82

cz

D2 E2

F2

G 2


н2

9205-23871

ENABLE / EXP;

J2-AIBI+CI DI+EI FI+GI HI + A2 82+C2 D2+E2 F2+G2 H2

Fig. 10 - Two CD4086B's connected as an 8-wide 2-input A-O-I gate.



3

delay time vs. supply voltage.

Fig. 10 above shows two CD4086's utilized to obtain an 8-wide 2-input A-O-I function. The output (J1) of one CD4086 is fed directly to the ENABLE/EXP2 line of the second CD4086. In a similar fashion, any

INHIBIT/EXP

AI

81

cı D1

ΕI FI

GI

ы

ENAULE/EXP

vod

NAND gate output can be fed directly into the ENABLE/EXP input to obtain a 5-wide A-O-I function. In addition, any AND gate output can be fed directly into the IN-HIBIT/EXP input with the same result.

#### DYNAMIC ELECTRICAL CHARACTERISTICS

50

At  $T_A = 25^{\circ}C$ ; Input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF,  $R_L = 200$  k $\Omega$ 

	CONDITIONS V <sub>DD</sub> (V)		LI			
CHARACTERISTIC			ТҮР.	MAX.	UNITS	
Propagation Delay Time		5	225	450		
(Data):		10	90	180	ns	
High-to-Low Level, tpHL		15	60	120		
Low-to-High Level, t <sub>PLH</sub>		5	310	620		
		10	125	250	ns	
		15	90	180	1	
Propagation Delay Time		5	150	300	1	
(Inhibit): High-to-Low		10	60	120	s ns	
Level, tPHL(INH)		15	40	80	1	
Level en Historia en el		5	250	500		
Low-to-High Level, <sup>t</sup> PLH(INH)		10	100	200	ns	
		15	70	140	1	
Transition Time, <sup>t</sup> THL <sup>, t</sup> TLH		5	100	200		
		10	50	100	ns	
		15	40	80	]	
Input Capacitance CIN	Any	Input	5	7.5	pF	

**TEST CIRCUITS** 




Fig. 14 - Quiescent device current,





Fig. 15 - Input voltage.



4.0

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

Dimensions and Pad Layout for the CD4086BH




Fig. 16 - Input leakage current.

in in inge

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4086BE	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4086BF3A	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD4086BM	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4086BM96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAF Level-1-235C-UNLIM
CD4086BMT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAF Level-1-235C-UNLIM
CD4086BNSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4086BPW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4086BPWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AB.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.