WINSTAR Display

OLED SPECIFICATION

Model No:

WEX012864QLPP3N00001

OLED Specification

Contents

www.winstar.com.tw

Module Classification Information

General Description



WINSTAR Display 華凌光電股份有限公司

Absolute Maximum Ratings

Block Diagram

Counter Drawing

Interface Pin Function

Optics & Electrical Characteristics

Reliability

Inspection specification

Technology - Innovation - Value

Eco Friendly - Revolution

WIN YOUR LIFE, STAR YOUR EYES

Cl	JST	Ol	ME	R	

MODULE NO.: WEX012864QLPP3N00001

APPROVED BY:		
(FOR CUSTOMER USE ONLY)		
	PCB VERSION:	DATA:

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
SSUED DATE:			

REC	ORDS OF REVISION	ON	DOC. FIRST ISSUE	
VERSION	DATE REVISED PAGE NO.		SUMMARY	
0	2012.04.20		First issue	


1. Module Classification Information

1	Brand: WINSTAR DISPLAY CORPORATION						
2	E: OLED						
3	Display Type : H→Character Type, G→Graphic Type, X→TAB Type						
4	Number of dots: 128 x 64 Dots 8 x2 Dots 16x2 Dots 20x2 Dots						
5	20 x 4 Dots 40x2 Dots 96 x 64 Dots 320X240 Serials code						
		A: Amber	R: RED				
6	Emitting	B: Blue	C : Full color				
0	Color	G: Green	W : White				
		Y: Yellow Green	L: Yellow				
7	Polarizer	P: With Polarizer; N: Without	t Polarizer				
8	Display Mode	P Passive Mainy A Action Mainy					
9	Driver Voltage	3: 3.0 V; 5: 5.0V					
10	Touch Panel	N: Without touch panel; T: W	N: Without touch panel; T: With touch panel				
		0 : Standard type					
		Sunlight Readable type					
11	Products type	2. Transparent OLED (TOLED)					
	1,700	3. Flexible OLED					
		4. OLED for Lighting					
		product grades:					
		0 : Standard(A-level)					
12	product	2 : B-level					
12	grades	3 : C-level					
		4 : high class(AA-level)					
		5 : Customer offerings					
13	Serial No.	Application serial number(00~ZZ	()				

2. General Description

Item	Dimension	Unit
Number of Characters	128 Dots x 64 Dots	_
Module dimension	73.0 × 41.86 × 2.25 (mm)	mm
Active Area	61.41 × 30.69 (mm)	mm
Pixel Pitch	0.48 × 0.48 (mm)	mm
Pixel Size	0.45 × 0.45 (mm)	mm
Display Mode	Passive Matrix	
Display Color	Monochrome (Yellow)	
Drive Duty	1/64 Duty	

Active Area & Pixel Construction




3. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1,2
Supply Voltage for Display	VCC	0	16	V	1,2
Operating Temperature	TOP	-40	80	°C	_
Storage Temperature	TSTG	-40	80	°C	

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 7."Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

4. Block Diagram



MCU Interface Selection: BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C3: 0.1μ F


C2, C6: 4.7μ F

C4: $10 \,\mu\,\text{F}$

C5: 4.7μ F / 25V Tantalum Capacitor

R1: $820k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

5. Contour Drawing



6. Interface Pin Function

No.	Symbol	I/O	Function
			Reserved Pin (Supporting Pin)
1	NC(CND)		The supporting pin can reduce the influences from
1	NC(GND)		stresses on the function pins. This pin must be
			connected to external ground.
			Power Supply for OLED Panel
2	VCC	P	This is the most positive voltage supply pin of the chip.
			It must be supplied externally.
			Voltage Output High Level for COM Signal
			This pin is the input pin for the voltage output high
3	VCOMH	P	level for COM signals. It can be supplied externally or
3	VCOMI	Г	internally. When VCOMH is generated internally, a
			capacitor should be connected between this pin and
			VSS.
			Current Reference for Brightness Adjustment
4	IREF	I	This pin is segment current reference pin. A resistor
4	IKLI	1	should be connected between this pin and VSS. Set the
			current at 10μA.
			Host Data Input/Output Bus
			These pins are 8-bit bi-directional data bus to be
5~12	D7~D0	I/O	connected to the microprocessor's data bus. When
			serial mode is selected, D1 will be the serial data input
			SDIN and D0 will be the serial clock input SCLK
			Read/Write Enable or Read
			This pin is MCU interface input. When interfacing to a
			68XX-series microprocessor, this pin will be used as
			the Enable (E) signal. Read/write operation is initiated
13	E/RD#	I	when this pin is pulled high and the CS# is pulled low.
			When connecting to an 80XX-microprocessor, this pin
			receives the Read (RD#) signal. Data read operation is
			initiated when this pin is pulled low and CS# is pulled
			low.
			Read/Write Select or Write This pin is MCU interfess input. When interfessing to a
			This pin is MCU interface input. When interfacing to a
			68XX-series microprocessor, this pin will be used as
14	R/W#	I	Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write
14	IN/ VV #	1	"High" for read mode and pull it to "Low" for write mode.
			When 80XX interface mode is selected, this pin will be
			the Write (WR#) input. Data write operation is initiated
			when this pin is pulled low and the CS# is pulled low.
			Data/Command Control
			This pin is Data/Command control pin. When the pin is
			pulled high, the input at D7~D0 is treated as display
			data.
15	D/C#	I	When the pin is pulled low, the input at D7~D0 will be
			transferred to the command register. For detail
			relationship to MCU interface signals, please refer to
			the Timing Characteristics Diagrams.
	1		and Imming Characteristics Diagrams.

j -	1						
			When the pin is pulled high and serial interface mode is				
			selected, the data at SDIN is treated as data. When it is				
			pulled low, the data at SDIN will be transferred to the				
			command register.				
			Power Reset for Controller and Driver				
16	RES#	I	This pin is reset signal input. When the pin is low,				
			initialization of the chip is executed.				
			Chip Select				
17	CS#	I	This pin is the chip select input. The chip is enabled for				
			MCU communication only when CS# is pulled low.				
			Reserved Pin				
18	NC		The N.C. pins between function pins are reserved for				
			compatible and flexible design.				
			Communicating Protocol Select				
19	BS2		These pins are MCU interface selection input. See the				
		I	following table:				
		1	68XX-parallel 80XX-parallel Serial				
20	BS1		BS1 0 1 0				
			BS2 1 1 0				
			Power Supply for Logic Circuit				
21	Vdd	P	This is a voltage supply pin. It must be connected to				
			external source.				
			Reserved Pin				
22	NC		The N.C. pins between function pins are reserved for				
			compatible and flexible design.				
			Reserved Pin				
23	NC		The N.C. pins between function pins are reserved for				
			compatible and flexible design.				
			Reserved Pin				
24	NC		The N.C. pins between function pins are reserved for				
			compatible and flexible design.				
			This pin is the internal voltage reference of booster				
25	VBREF		circuit. A stabilization capacitor should be connected				
	, 2121		between this pin and Vss for both internal and external				
			VCC usage.				
26	RESE		This pin connects to the source current pin of the				
			external NMOS of the booster circuit.				
			This pin is the feedback resistor input of the booster				
27	FB		circuit. It is used to adjust the booster output voltage				
			level (Vcc)				
28	VDDB	P	This is the power supply pin for the GDR pin buffer. It				
			must be connected when the converter is used.				
29	GDR		This output pin drives the gate of the external NMOS of				
			the booster circuit.				
			Ground of OLED System				
30	311 1 Vec 1 P 1		This is a ground pin. It also acts as a reference for the				
		_	logic pins, the OLED driving voltages, and the analog				
			circuits. It must be connected to external ground.				
			Voltage Output Low Level for SEG Signal				
			This pin is the output pin for the voltage output low				
			level for SEG signals. A capacitor should be connected				
			between this pin and VSS.				

7. Optics & Electrical Characteristics

7.1 Optics Characteristics

Characteristics	Symbol	Condition	Min	Тур	Max	Unit
Brightness	Lbr	With Polarizer (Note 3)	60	80	_	cd/m2
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.44 0.46	0.48 0.50	0.52 0.54	
Dark Room Contrast	CR		_	>2000:1	_	_
View Angle			>160	_	_	

^{*} Optical measurement taken at VDD = 2.8V, VCC = 15V.

Software configuration follows Section 4.4 Initialization.

7.2 DC Characteristics


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
VCC	Operating Voltage	-	8	12	16	V
VDD	Logic Supply Voltage	-	2.4	2.7	3.5	V
VOH	High Logic Output Level	IOUT = 100uA, 3.3MHz	0.9*VDD	-	VDD	V
VOL	Low Logic Output Level	IOUT = 100uA, 3.3MHz	0	-	0.1*VDD	V
VIH	High Logic Input Level	IOUT = 100uA, 3.3MHz	0.8*VDD	-	VDD	V
VIL	Low Logic Input Level	IOUT = 100uA, 3.3MHz	0	-	0.2*VDD	V
ISLEEP	Sleep mode Current	No loading	-	0.2	5	uA
ICC	VCC Supply Current VDD=2.7V, external VCC=12V, IREF=10uA, Frame rate=110Hz, All one pattern, Display on, no loading	Contrast = 7F	-	700	-	uA
IDD	VDD Supply Current VDD=2.7V, external VCC=12V, IREF=10uA, Frame rate=110Hz, All one pattern, Display on, no loading	Contrast = 7F	-	-	650	uA
	Segment Output	Contrast = 7F	270	300	370	
IGEG	Current VDD=2.7V, VCC=12V,	Contrast = 5F	-	225	-	
ISEG	IREF=10uA, Frame rate=110Hz, Display on, Segment pin under test is	Contrast = 3F	-	150	-	uA
	connected with a 20K resistive load to VSS	Contrast = 1F	-	75	-	
Dev	Segment output current uniformityVDD=2.7V, VCC=12V,	Adjacent pin	-	±2	-	%
Bev	IREF =10uA, Contrast=7F	Overall pin to pin	-	-	±3	70
Vcc	DC-DC converter output voltage	VDD input=3V, L=22uH; R1=450Kohm; R2=50Kohm; Icc = 20mA(loading)	10	-	12	V
Pwr	DC-DC converter output power	VDD input=3V, L=22uH; Vcc = 12V	-	-	400	mW

7.3 AC Characteristics

6.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	System Cycle Time	300	_	ns
t _{AS}	Address Setup Time	0	_	ns
t _{AH}	Address Hold Time	0	_	ns
$t_{ m DSW}$	Write Data Setup Time	40	_	ns
$t_{ m DHW}$	Write Data Hold Time	15	_	ns
t _{DHR}	Read Data Hold Time	20		ns
t _{OH}	Output Disable Time	_	70	
t _{ACC}	Access Time	_	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	120 60	_	ns
PW_{CSH}	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60		ns
t _R	Rise Time	_	15	ns
t_{F}	Fall Time		15	ns


^{*} $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, T_a = 25^{\circ}C)$



7.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time		-	ns
t_{AS}	Address Setup Time	0	-	ns
t_{AH}	Address Hold Time	0	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	ns
t _{DHR}	t _{DHR} Read Data Hold Time		-	ns
t _{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	PW _{CSL} Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)		-	ns
PW _{CSH}	PW _{CSH} Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)		-	ns
t_{R}	Rise Time		15	ns
t_{F}	Fall Time	-	15	ns


^{* (}V_{DD} - V_{SS} = 2.4V to 3.5V, $T_a = 25$ °C)



7.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	250	_	ns
t_{AS}	Address Setup Time	150	_	ns
t _{AH}	Address Hold Time	150	_	ns
t _{CSS}	Chip Select Setup Time	120	_	ns
t _{CSH}	Chip Select Hold Time	60	_	ns
$t_{ m DSW}$	Write Data Setup Time	100	_	ns
t _{DHW}	Write Data Hold Time	100	_	ns
t _{CLKL}	Serial Clock Low Time	100		ns
t_{CLKH}	Serial Clock High Time	100	_	ns
t_{R}	Rise Time	_	15	ns
t_{F}	Fall Time	_	15	ns

^{* (}V_{DD} - V_{SS} = 2.4V to 3.5V, $T_a = 25^{\circ}C$)



8. Reliability

8.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	80°C,240hrs	
Low Temperature Operation	-40°C,240hrs	The surroution of
High Temperature Storage	80°C,240hrs	The operational
Low Temperature Storage	-40°C,240hrs	functions work.
High Temperature/Humidity	60°C,90%RH,120hrs → -40°C 80°C →	Turicuons work.
Operation/ Thermal Shock	24cycles 1 hr dwell	

^{*} The samples used for the above tests do not include polarizer.

8.2 Lifetime

Parameter	Min	Тур	Max	Unit	Condition	Notes
Operating Life Time		100,000		Hrs	80 cd/m2, 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

8.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

^{*} No moisture condensation is observed during tests.

9. Inspection specification

NO	Item	Criterion				AQL
01	Electrical Testing	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 Viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. 				0.65
02	Black or white spots (display only)	than three v	vhite or b	ts on display ≦0.2 lack spots present more than two sp	t.	2.5
03	Black spots, white spots, contamination	3.1 Round type Φ=(x + y) /		owing drawing		2.5
	(non-display)	3.2 Line type :	(As follow Length $L \leq 3.0$ $L \leq 2.5$	ving drawing) Width W≦0.02 0.02 <w≦0.03 0.03<w≦0.05="" 0.05<w<="" td=""><td>Acceptable Q TY Accept no dense 2 As round type</td><td>2.5</td></w≦0.03>	Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are vigudge using blaspecifications, easy to find, mucheck in specification.	ick spot not ust	Size Φ $Φ \le 0.20$ $0.20 < Φ \le 0.50$ $0.50 < Φ \le 1.00$ $1.00 < Φ$ Total Q TY	Acceptable Q TY Accept no dense 3 2 0	2.5

NO	Item	Criterion				
05	Scratches	Follow NO.3 Black sp	ots, white spots, cont	amination		
		Symbols Define: x: Chip length y	ots, white spots, cont : Chip width z: C : Glass thickness a: th:	Chip thickness Side length	AQL	
06	Chipped glass	z: Chip thickness $Z \le 1/2t$ $1/2t < z \le 2t$ \odot If there are 2 or mo 6.1.2 Corner crack:	y: Chip width Not over viewing area Not exceed 1/3k re chips, x is total len	x: Chip length x≤1/8a x≤1/8a gth of each chip.	2.5	
		z: Chip thickness $Z \leq 1/2t$ $1/2t < z \leq 2t$ $\odot \text{ If there are 2 or mo}$	y: Chip width Not over viewing area Not exceed 1/3k	x: Chip length x≤1/8a x≤1/8a		
			. ,			

NO	Item	Criterion	AOL
NO	Item	$\begin{tabular}{c} Criterion \\ Symbols: \\ x: Chip length & y: Chip width & z: Chip thickness \\ k: Seal width & t: Glass thickness & a: Side length \\ L: Electrode pad length \\ 6.2 Protrusion over terminal: \\ 6.2.1 Chip on electrode pad: \\ \hline \begin{tabular}{c} y: Chip width & x: Chip length & z: Chip thickness \\ y \le 0.5mm & x \le 1/8a & 0 < z \le t \\ \hline 6.2.2 Non-conductive portion: \\ \hline \end{tabular}$	AQL
06	Glass crack	y Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	2.5
		y: Chip width x: Chip length z: Chip thickness	
		$y \le L$ $x \le 1/8a$ $0 < z \le t$	
		 If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. If the product will be heat sealed by the customer, the alignment mark not be damaged. 6.2.3 Substrate protuberance and internal crack. 	
		y: width x: length	
		y≤1/3L x ≤ a	
		у	

NO	Item	Criterion	AQL
07	Cracked glass	With extensive crack is not acceptable.	2.5
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using Spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB · COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 	2.5 2.5 0.65 2.5 2.5 0.65 2.5
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
12	General appearance	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 Pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	