

Application Specific Discretes A.S.D.

MAIN APPLICATIONS

Where transient overvoltage protection in ESD sensitive equipment is required, such as :

- Computers
- Printers
- Communication systems
- GSM handsets and accessories
- Other telephone sets
- Set top boxes

FEATURES

- 4 unidirectional TRANSIL TM functions.
- Breakdown voltage : V_{BR} = 6.1 V min.
- Low leakage current : < 1μ A.
- Very low PCB space consuming : 4.2 mm² typically.

DESCRIPTION

The ESDA6V1W5 is a 4-bit wide monolithic suppressor which is designed to protect component connected to data and transmission lines against ESD.

It clamps the voltage just above the logic level supply for positive transients, and to a diode drop below ground for negative transients.

BENEFITS


- High ESD protection level : up to 25 kV.
- High integration.
- Suitable for high density boards.

COMPLIES WITH THE FOLLOWING STANDARDS :


- IEC 1000-4-2 level 4
- MIL STD 883C-Method 3015-6 : class 3. (human body model)

ESDA6V1W5


QUAL TRANSIL[™] ARRAY FOR ESD PROTECTION



FUNCTIONAL DIAGRAM



ESD RESPONSE TO IEC1000-4-2 (air discharge 16 kV, positive surge)




ESDA6V1W5

Symbol	Parameter Test conditions		Value	Unit
Vpp	ESD discharge MIL STD 883C - Method 3015-6 IEC1000-4-2, air discharge IEC1000-4-2, contact discharge		25 16 9	kV
P _{PP}	Peak pulse power (8/20 μs)	150	W	
T _{op}	Operating temperature rang	- 40 to + 85	°C	
Tj	Junction temperature	150	°C	
T _{stg}	Storage temperature range	- 55 to + 150	°C	
TL	Lead solder temperature (10	260	°C	

ABSOLUTE MAXIMUM RATINGS ($T_{amb} = 25^{\circ}C$)

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C)

Symbol	Parameter		
V _{RM}	Stand-off voltage		
Vbr	Breakdown voltage		
Vcl	Clamping voltage		
I _{RM}	Leakage current		
IPP Peak pulse current			
αT Voltage temperature coefficier			
С	Capacitance per line		
Rd	Dynamic resistance		
V _F Forward voltage drop			



51

Types	V _{BR}	@	I R	I _{RM} @	VRM	Rd	αΤ	С	V _F @	〕 IF
	min.	max.		max.		typ.	max.	typ.	max.	
						note 1	note 2	0V bias		
	V	V	mA	μA	V	mΩ	10 ⁻⁴ /°C	pF	V	mA
ESDA6V1W5	6.1	7.2	1	1	3	350	6	90	1.25	200

note 1 : Square pulse lpp = 15A, tp=2.5 μ s. **note 2** : Δ VBR = α T* (Tamb -25°C) * VBR (25°C)

CALCULATION OF THE CLAMPING VOLTAGE

USE OF THE DYNAMIC RESISTANCE


The ESDA family has been designed to clamp fast spikes like ESD. Generally the PCB designers need to calculate easily the clamping voltage V_{CL} . This is why we give the dynamic resistance in addition to the classical parameters. The voltage across the protection cell can be calculated with the following formula:

 $V_{CL} = V_{BR} + Rd I_{PP}$

Where Ipp is the peak current through the ESDA cell.

DYNAMIC RESISTANCE MEASUREMENT

The short duration of the ESD has led us to prefer a more adapted test wave, as below defined, to the classical $8/20\mu s$ and $10/1000\mu s$ surges.



2.5µs duration measurement wave.

As the value of the dynamic resistance remains stable for a surge duration lower than 20μ s, the 2.5 μ s rectangular surge is well adapted. In addition both rise and fall times are optimized to avoid any parasitic phenomenon during the measurement of Rd.

57

ESDA6V1W5

Fig. 1: Peak power dissipation versus initial junction temperature




Fig. 3 : Clamping voltage versus peak pulse current (Tj initial = 25 °C). Rectangular waveform tp = $2.5 \,\mu$ s.




Fig. 5 : Relative variation of leakage current versus junction temperature (typical values).




Fig. 2: Peak pulse power versus exponential pulse duration (Tj initial = 25 °C)




Fig. 4: Capacitance versus reverse applied voltage (typical values).





Fig. 6: Peak forward voltage drop versus peak forward current (typical values).



57


1. ESD protection by the ESDA6V1W5

With the focus of lowering the operation levels, the problem of malfunction caused by the environment is critical. Electrostatic discharge (ESD) is a major cause of failure in electronic system.

Transient Voltage Suppressors are an ideal choice for ESD protection and have proven capable in suppressing ESD events. They are capable of clamping the incoming transient to a low enough level such that damage to the protected semiconductor is prevented.

Surface mount TVS arrays offer the best choice for minimal lead inductance.

They serve as parallel protection elements, connected between the signal line to ground. As the transient rises above the operating voltage of the device, the TVS array becomes a low impedance path diverting the transient current to ground.



The ESDA6V1W5 array is the ideal product for use as board level protection of ESD sensitive semiconductor components.

The tiny SOT323-5L package makes the ESDA6V1W5 device some of the smallest ESD protection devices available. It also allows design flexibility in the design of "crowded" boards where the space saving is at a premium. This enables to shorten the routing and can contribute to improved ESD performance.

2. Circuit Board Layout

Circuit board layout is a critical design step in the suppression of ESD induced transients. The following guidelines are recommended :

- The ESDA6V1W5 should be placed as near as possible to the input terminals or connectors.
- Minimise the path length between the ESD suppressor and the protected device
- Minimise all conductive loops, including power and ground loops
- The ESD transient return path to ground should be kept as short as possible.
- Use ground planes whenever possible.




ESDA6V1W5

Ordering type	Marking	Package	Weight	Base qty	Delivery mode
ESDA6V1W5	E61	SOT323-5L	5.4 mg.	3000	Tape & reel


PACKAGE MECHANICAL DATA

SOT323-5L



	DIMENSIONS						
REF.	Millim	neters	Inches				
	Min.	Max.	Min.	Max.			
А	0.8	1.1	0.031	0.043			
A1	0	0.1	0	0.004			
A2	0.8	1	0.031	0.039			
b	0.15	0.3	0.006	0.012			
с	0.1	0.18	0.004	0.007			
D	1.8	2.2	0.071	0.086			
Е	1.15	1.35	0.045	0.053			
е	0.65 Тур.		0.026 Typ.				
Н	1.8	2.4	0.071	0.094			
Q1	0.1	0.4	0.004	0.016			

FOOT PRINT (in millimeters)



Mechanical specifications				
Lead plating	Tin-lead			
Lead plating thickness	5μm min. 25 μm max.			
Lead material	Sn / Pb (70% to 90% Sn)			
Lead coplanarity	10µm max.			
Body material	Molded epoxy			
Epoxy meets	UL94,V0			

57

6/7

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.