

# HT1380 Serial Timekeeper Chip

#### **Features**

- Operating Voltage: 2.0V~5.5V
- Maximum input serial clock: 500kHz at V<sub>DD</sub>=2V, 2MHz at V<sub>DD</sub>=5V
- Operating current: less than 300nA at 2V, less than 1uA at 5V
- TTL compatible
  - $V_{IH}$ : 2.0V~ $V_{DD+}$ 0.3V at  $V_{DD}$ =5V
  - $V_{IL}$ :-0.3V~+0.8V at  $V_{DD}$ =5V

- Two data transmission modes: Single-byte, or Multiple-byte (Burst mode)
- Serial I/O transmission
- All registers store BCD format



#### **Applications**

• Microcomputer serial clock

Clock and Calendar


### **General Description**

The HT1380 is a serial timekeeper IC which provides seconds, minutes, hours, day, date, month and year information. The number of days in each month and leap years are automatically adjusted. Also, the HT1380 is designed for low power consumption and can operate in one of two formats: a 12-hour mode with an AM/PM indicator, or a 24-hour mode.


The HT1380 has several registers to store the

corresponding information. A 32.768kHz off-chip crystal is required to provide the correct timing. In order to minimize the pin number, the HP1380 uses a serial I/O transmission method to interface with a microprocessor. Only three wires are required; (1)RST, (2)SCLK and (3)I/O. Data can be delivered 1 byte at a time or in a burst of up to 8 bytes.

#### **Block Diagram**




#### **Pin Assignment**





# **Pad Assignment**



#### **Pad Coordinates**

 $Unit: \mu m$ 

Pad No.	X	Υ	Pad No.	Χ	Υ
1	-1060.5	1000	5	1050.6	54.15
2	-1060.5	683.13	6	1050.8	472.16
3	-1060.5	-236.14	7	1050.4	770.21
4	1050.62	-710			

Chip size:  $2480\times2390\left(\mu\text{m}\right)^2$ 

# **Pad Description**

Pad No.	Pin Name	I/O	Description
1	X1	I	Off-chip 32 768kHz crystal input pad
2	X2	$\sqrt{Q}$	Oscillator output
3	VSS	/+/	Negative power supply (GND)
4	RST	\I	The reset pad with serial transmission
5	YO	I/O	The data input/output pad with serial transmission
6	SCLK	I	The serial clock pulses pad with serial transmission
7	VDD		Positive power supply

# **Absolute Maximum Ratings**

Supply Voltage0.3V to 5.5V Input VoltageVSS-0.3V to Vpp+0.3V	Storage Temperature–50°C to 125°C
Input VoltageVss-0.3V to Vpp+0.3V	Operating Temperature0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

<sup>\*</sup> The IC substrate should be connected to VSS in the PCB layout artwork.



# **D.C. Characteristics**

 $Ta=25^{\circ}C$ 

G11	D	T	est Conditions	D/I:	<b>T</b>	TA/F	T7 *4	
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit	
$V_{\mathrm{DD}}$	Operation Voltage	_	_	2		5.5	V	
Lamp	Stondha Carrant	2V		_	_	100	nA	
$I_{STB}$	Standby Current	5V	_	_	_	100	nA	
Inn	On anoting a Comment	2V	No load	_	A	0.3	μΑ	
$I_{ m DD}$	Operating Current	5V	1N0 10ad			1.0	μΑ	
T	Garage Garage	2V	V <sub>OH</sub> =1.8V	-0.2	-0,4	_	mA	
$I_{OH}$	Source Current	5V	V <sub>OH</sub> =4.5V	-0.5	-1.0	_	mA	
T	G'al Garage	2V	$V_{OL} = 0.2V$	0.7	1.5		mA	
$I_{OL}$	Sink Current	5V	V <sub>OL</sub> =0.5V	2.0	4.0	$(\ \ominus\ )$	mA	
$V_{\mathrm{IH}}$	"H" Input Voltage	5V		2	(-		V	
$V_{\rm IL}$	"L" Input Voltage	5V	_	7.		0.8	V	
$f_{ m OSC}$	System Frequency	5 <b>V</b>	32.768kHz X'TAL		32.768		kHz	
<b>f</b>	0	2V			_	0.5	MHz	
$f_{SCLK}$	Serial Clock	5V		y)—	_	2	MHz	

Note:  $I_{STB}$  is specified with SCLK, I/O,  $\overline{RST}$  open. The clock halt bit must be set to logic one (oscillator disabled).

# A.C. Characteristics

 $Ta=25^{\circ}C$ 

Symbol	Parameter	$V_{DD}$	Min.	Max.	Unit		
4	<b>D</b> 101	2V	200				
$ m t_{DC}$	Data to Clock Setup	5V	50	_	ns		
t	Clock to Data Hold	2V	280	_			
$ m t_{CDH}$	Clock to Data Hold	5V	70	_	ns		
<b>+</b>	Clash to Data Dalor	2V	_	800			
$ m t_{CDD}$	Clock to Data Delay	5V	_	200	ns		
<b>+</b>	Clock Low Time	2V	1000	_			
$ m t_{CL}$	Clock Low Time	5V	250	_	ns		
t	Clash III ah Tima	2V	1000	_			
${ m t_{CH}}$	Clock High Time	5V	250	_	ns		



Symbol	Parameter	V <sub>DD</sub>	Min.	Max.	Unit		
$ m f_{CLK}$	Clock Frequency	2V	_	0.5	MHz		
TCLK	Clock Frequency	5V	D.C.	2.0	WIIIZ		
$t_r$	Clock Rise and Fall Time	2V	_	2000	70.0		
$t_{\mathrm{f}}$	Clock Rise and Fall Time	5V	_	500	ns		
taa	Paget to Clock Setup		4	_	110		
${ m t_{CC}}$	Reset to Clock Setup	5V	1	_	us		
taar	Clock to Reset Hold	2V	240	\ <u></u>	70.0		
$t_{\rm CCH}$	Clock to neset floid	5V	60		ns		
tarre	Reset Inactive Time	2V	4				
${ m t_{CWH}}$	Reset mactive Time	5V	1\		μs		
${ m t_{CDZ}}$	Reset to I/O High Impedance	2V 5V		280 70	ns		

# **Functional Description**

The HT1380 mainly contains the following elements: a data shift register array to store the clock/calendar data, command control logic, oscillator circuit and read timer clock. Two modes are available to transfer the data from and to the HT1380. The two modes are single-byte mode and multiple-byte.

To initiate any transfer of data, RST is taken high and an 8-bit command byte is first loaded into the control logic to provide the register address and command information. Following the command word, the clock/calendar data is transferred to or from the corresponding register serially. The RST pin must be taken low again after the transfer operation is completed. All data is entered on the rising edge of SCLK and outputs on the falling edge of SCLK. In total,16 clock pulses are needed for byte mode and 72 of those for burst mode. Both input and output data starts with bit 0.

The HT1380 also contains two additional bits, the clock halt bit (CH) and the write protect bit (WP). These bits control the operation of the oscillator and so data can be written to the register array. These two bits should first be

specified in order to read from and write to the register array properly.

#### Command byte

For each data transfer, a command byte is initiated to specify which register is accessed. This is to decide whether a read, write, or test cycle is operated and whether a byte or burst mode transfer is to occur. The command byte is shown as follows:

Bit	7	6	5	4	3	2	1	0
	1	0	0	A3	A2	A1	A0	R/W

A0~A2 : The address the of register

A3 : 1 for test mode, 0 for normal mode  $R/\overline{W}$  : 1 for read cycle, 0 for write cycle

The LSB set to logic zero (one), represents a write (read) cycle is to take place. Bit1~bit3 specify the designated registers to be accessed. If the command byte is 1001xxx1, the HT1380 is configured while in Test mode. The Test mode is used by Holtek only for testing purposes. If used generally, unpredictable conditions may occur.



The following table shows	the mediater address	and its data formati
The following table snows	the register address	and its data format:

Register		Command	Write=W	Range			Regi	ster ]	Defin	itior	1	
Address A2~A0	Function	Address (HEX)	Read=R	Data (BCD)	7	6	5	4	3	2	1	0
0	Seconds	80 81	W R	00~59	СН	10	SEC		SE	C		
1	Minutes	82 83	W R	00~59	0	10	MIN		MI	N		
2	12HRS 24HRS	84 85	W R	01~12 00~23	12\ 24	0	AP 10	HR HR	НО	UR		
3	Date	86 87	W R	01~31	0	0	10 D	ATE	DA	TE		
4	Month	88 89	W R	01~12	0	0	0	10M	MC	NTH	[	
5	Day	8A 8B	W	01~07	0	0	0	0	DA	Y	1	
6	Year	8C 8D	W R	00~99	10	YEA	R		YE.	AR		
7	Write Protect	8E 8F	W R	00~80	WP	ΑĬ	WAY	SZE	RO			

CH: Clock Halt bit

CH=0 oscillator enabled

WR: Write protect bit

WP=0 register data can be written in

WP=1 register data can not be written in

Bit 7 of Reg2:

12/24 mode flag bit 7=1, 12-hour mode bit 7=0, 24-hour mode AM/PM mode defined

Bit 5 of Reg2: AM/PM mode def AP=1 PM mode AP=0 AM mode

#### Clock halt bit

Bit 7 of the seconds register is defined as the clock halt bit (CH). When this bit is set to logic 1, the clock oscillator is stopped and the HT1380 is placed into a low-power standby mode. When this bit is written to logic 0, the clock will start.

#### Write protect register

Data can be written into the designated register only if the write protect bit (WP), the MSB of write protect register is set to logic 0. The write protect register can be accessed using the command \$8E or \$8F. The write protect bit cannot be written to in burst mode.

#### **Reset and Clock control**

The  $\overline{RST}$  pin is used to enable the HT1380. When the  $\overline{RST}$  pin is taken high, the built-in control logic is turned on and the address/command sequence can access the corresponding shift register. The  $\overline{RST}$  pin is also used to terminate either single byte or multiple byte data transfer. The user should take the  $\overline{RST}$  pin low again after every data transfer operation is completed. The input of SCLK is a sequence of a falling edge followed by a rising edge. For data inputs, the data must be valid during the rising edge of SCLK. The data bits are outputs on the falling edge of the clock. All data transfer terminates if the  $\overline{RST}$  input is low and the I/O pin goes to a high impedance state.



#### **Burst mode**

When the command byte is \$BE (or \$BF), the HT1380 is configured in burst mode. In this mode the eight clock/calendar registers can be consecutively written (or read) starting with bit 0 of register address 0.

#### Data in and Data out


In writing a data byte for the HT1380, the user should first input the "write command byte" and follow with the corresponding data byte on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored. Data is entered starting with bit 0.

In reading a data byte from the HT1380, a "read command byte" should first be entered. The data bit outputs on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted on the first falling edge after

the last bit of the "read command byte" is written. Additional SCLK cycles re transmits the data bytes as long as  $\overline{RST}$  remains on a high level. Data outputs starting with bit 0.


#### **Crystal selection**

A 32.768Khz crystal can be directly connected to the HT1380 via pin 2 and 3 (X1, X2). In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table which suggests the value of capacities.




The following diagram shows the single and burst  $\mu$ 

#### Single byte transfer



#### Burst mode transfer




The table illustrates the suggestion value of capacities (C1, C2)

Crystal Error	Capacity Value
10 ppm	8p
10~20 ppm	12p



#### Flow Chart




\*Note: In reading the data byte from HT1380 register, the first data bit to be transmitted at the first falling edge after the last bit of the command byte is written.




# **Timing Diagrams**

# Read data transfer



# **Application Circuits**







Holtek Semiconductor Inc. (Neadquarters)

No.3 Creation Rd. H, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999 Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288

Fax: 852-2-742-8657

#### Copyright © 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.