

Sample &

Buy



SN54HC132 SN74HC132

SCLS034G - DECEMBER 1982-REVISED JUNE 2016

SNx4HC132 Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs

Technical

Documents

Features 1

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive up to 10 LSTTL Loads
- Low Power Consumption, 20-µA Maximum I_{CC}
- Typical t_{pd} = 14 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Maximum
- **Operation from Very Slow Input Transitions**
- **Temperature-Compensated Threshold Levels**
- High Noise Immunity
- Same Pinouts as SN74HC00

Applications 2

- **Electronic Points-of-Sale**
- Telecom Infrastructure
- **Network Switches**
- Tests and Measurements

3 Description

Tools &

Software

The SNx4HC132 device functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive and negative going signals. The SNx4HC132 devices perform the Boolean function

Support &

Community

20

 $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

| Device Information(" | | | | | | | | |
|----------------------|-------------------|--------------------|--|--|--|--|--|--|
| PART NUMBER | PACKAGE (PINS) | BODY SIZE (NOM) | | | | | | |
| SN54HC132J | CDIP (14) | 19.56 mm × 6.67 mm | | | | | | |
| SN74HC132D | SOIC (14) | 4.90 mm × 3.91 mm | | | | | | |
| SN74HC132N | PDIP (14) | 19.30 mm × 6.35 mm | | | | | | |
| SN54HC132FK | LCCC (20) | 8.89 mm × 8.89 mm | | | | | | |
| SN54HC132W | CFP (14) | 9.21 mm × 5.97 mm | | | | | | |
| SN74HC132PW | TSSOP (14) | 5.00 mm × 4.40 mm | | | | | | |
| SN74HC132NS | SO (14) | 10.30 mm × 5.30 mm | | | | | | |
| SN74HC132DB | SSOP (14) | 6.20 mm × 5.30 mm | | | | | | |

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



NSTRUMENTS www.ti.com

ÈXAS

Table of Contents

| 1 | Feat | tures | 1 |
|---|------|----------------------------------|---|
| 2 | Арр | lications | 1 |
| 3 | Des | cription | 1 |
| 4 | Rev | ision History | 2 |
| 5 | Pin | Configuration and Functions | 3 |
| 6 | Spe | cifications | 4 |
| | 6.1 | Absolute Maximum Ratings | 4 |
| | 6.2 | ESD Ratings | 4 |
| | 6.3 | Recommended Operating Conditions | |
| | 6.4 | Thermal Information | 4 |
| | 6.5 | Electrical Characteristics | 5 |
| | 6.6 | Switching Characteristics | 6 |
| | 6.7 | Operating Characteristics | 6 |
| | 6.8 | Typical Characteristics | 6 |
| 7 | Para | ameter Measurement Information | 7 |
| 8 | Deta | ailed Description | 8 |
| | 8.1 | Overview | 8 |
| | 8.2 | Functional Block Diagram | 8 |
| | | | |

| | 8.3 | Feature Description 8 |
|----|------|--|
| | 8.4 | Device Functional Modes |
| 9 | Арр | lication and Implementation9 |
| | 9.1 | Application Information |
| | 9.2 | Typical Application9 |
| 10 | | ver Supply Recommendations 10 |
| 11 | | out 10 |
| | 11.1 | Layout Guidelines 10 |
| | 11.2 | Layout Example 10 |
| 12 | Dev | ice and Documentation Support 11 |
| | 12.1 | Documentation Support 11 |
| | 12.2 | Related Links 11 |
| | 12.3 | Receiving Notification of Documentation Updates 11 |
| | 12.4 | Community Resources 11 |
| | 12.5 | Trademarks 11 |
| | 12.6 | Electrostatic Discharge Caution 11 |
| | 12.7 | Glossary 11 |
| 13 | | hanical, Packaging, and Orderable |
| | Info | rmation 11 |
| | | |

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| Cł | hanges from Revision F (November 2004) to Revision G | Page |
|----|--|------|
| • | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. | |
| • | Removed Ordering Information table, see POA at the end of the data sheet | 1 |

Copyright © 1982–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions





Pin Functions⁽¹⁾

| | PIN | | | |
|-----------------|-----------------------------------|------------------------|-----|---------------|
| NAME | SOIC, SSOP, PDIP, SO, TSSOP | LCCC | I/O | DESCRIPTION |
| 1A | 1 | 2 | Ι | 1A Input |
| 1B | 2 | 3 | Ι | 1B Input |
| 1Y | 3 | 4 | 0 | 1Y Output |
| 2A | 4 | 6 | Ι | 2A Input |
| 2B | 5 | 8 | Ι | 2B Input |
| 2Y | 6 | 9 | 0 | 2Y Output |
| ЗA | 9 | 13 | Ι | 3A Input |
| 3B | 10 | 14 | Ι | 3B Input |
| 3Y | 8 | 12 | 0 | 3Y Output |
| 4A | 12 | 18 | Ι | 4A Input |
| 4B | 13 | 19 | Ι | 4B Input |
| 4Y | 11 | 16 | 0 | 4Y Output |
| GND | 7 | 10 | | Ground Pin |
| NC | _ | 1, 5, 7, 11, 15, 17 | _ | No Connection |
| V _{CC} | 14 | 20 | _ | Power Pin |

(1) NC – no connection

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|------------------------------------|------|-----|------|
| V_{CC} | Supply voltage | | -0.5 | 7 | V |
| I _{IK} | Input clamp current ⁽²⁾ | $V_I < 0 \text{ or } V_I > V_{CC}$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | $V_O < 0$ or $V_O > V_{CC}$ | | ±20 | mA |
| I _O | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or GND | | ±50 | mA | |
| TJ | Junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|----------------------------------|-------------------------|--|-------|------|
| V | Electrostatio discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | | N/ |
| V _(ESD) Electrostatio | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | v |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See $^{(1)}$

| | | | MIN | NOM | MAX | UNIT |
|----------------|---|-----------|-----|-----|-----------------|------|
| V_{CC} | Supply voltage | | 2 | 5 | 6 | V |
| VI | Input voltage | | 0 | | V _{CC} | V |
| Vo | Output voltage | | 0 | | V_{CC} | V |
| т | Operating free air temperature | SN54HC132 | -55 | | 125 | °C |
| T _A | T _A Operating free-air temperature | SN74HC132 | -40 | | 85 | °C |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

6.4 Thermal Information

| | | SN74HC132 | | | | | |
|-------------------------------|---|-------------|--------------|-------------|------------|---------------|------|
| THERMAL METRIC ⁽¹⁾ | | D (SOIC) | DB (SSOP) | N (PDIP) | NS (SO) | PW (TSSOP) | UNIT |
| | | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance ⁽²⁾ | 84.3 | 99.1 | 50.9 | 84.3 | 113.3 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 44.8 | 51.3 | 38.2 | 42.2 | 42.8 | °C/W |
| R_{\thetaJB} | Junction-to-board thermal resistance | 38.5 | 46.3 | 30.8 | 43.0 | 54.8 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 13.9 | 17.7 | 23.1 | 13.5 | 4.0 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 38.2 | 45.8 | 30.7 | 42.7 | 54.3 | °C/W |

(1) For more information about traditional and new thermal metrics, see the application report, *Semiconductor and IC Package Thermal Metrics*.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITION | ONS | V _{cc} | MIN | TYP | MAX | UNIT | | | |
|-------------------|---------------------------------------|---|-------------------------|-----------------|------|-------|-------|------|--|--|--|
| | | | | 2 V | 0.7 | 1.2 | 1.5 | | | | |
| V _{T+} | | | | 4.5 V | 1.55 | 2.5 | 3.15 | V | | | |
| | | | | 6 V | 2.1 | 3.3 | 4.2 | | | | |
| | | | | 2 V | 0.3 | 0.6 | 1 | | | | |
| V _T - | | | | 4.5 V | 0.9 | 1.6 | 2.45 | V | | | |
| | | | | 6 V | 1.2 | 2 | 3.2 | | | | |
| ., ., | | | | 2 V | 0.2 | 0.6 | 1.2 | | | | |
| $V_{T+} - V_{T-}$ | | | | 4.5 V | 0.4 | 0.9 | 2.1 | V | | | |
| - 17 - 1 | | | | 6 V | 0.5 | 1.3 | 2.5 | | | | |
| | | | | 2 V | 1.9 | 1.998 | | | | | |
| | | I _{OH} = -20 μA | | 4.5 V | 4.4 | 4.499 | | | | | |
| | | | | 6 V | 5.9 | 5.999 | | V | | | |
| | | | $T_A = 25^{\circ}C$ | | 3.98 | 4.3 | | | | | |
| V _{OH} | $V_{I} = V_{IH} \text{ or } V_{IL}$ | = V_{IH} or V_{IL} $I_{OH} = -4 \text{ mA}$ | SN54HC132 | 4.5 V | | | 3.7 | | | | |
| 0.1 | | | SN74HC132 | | | | 3.84 | | | | |
| | | | T _A = 25°C | | 5.48 | 5.8 | | | | | |
| | | I _{OH} = -5.2 mA | SN54HC132 | 6 V | 5.2 | | | | | | |
| | | | SN74HC132 | | 5.34 | | | | | | |
| | | | 1 | 2 V | | 0.002 | 0.1 | | | | |
| | | I _{OL} = 20 μA | | 4.5 V | | 0.001 | 0.1 | | | | |
| | | | | 6 V | | 0.001 | 0.1 | | | | |
| | | $V_{I} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4 \text{ mA}$ | $T_A = 25^{\circ}C$ | | | 0.17 | 0.26 | V | | | |
| V _{OL} | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | SN54HC132 | 4.5 V | | | 0.4 | | | | |
| | | | SN74HC132 | | | | 0.33 | | | | |
| | | $T_A = 25^{\circ}C$ | | | 0.15 | 0.26 | | | | | |
| | | I _{OL} = 5.2 mA | SN54HC132 | 6 V | | | 0.4 | | | | |
| | | - | SN74HC132 | | | | 0.33 | | | | |
| | | 1 | $T_A = 25^{\circ}C$ | | | ±0.1 | ±100 | | | | |
| h | $V_I = V_{CC} \text{ or } 0$ | | SN54HC132, SN74HC132 | 6 V | | | ±1000 | nA | | | |
| | | | T _A = 25°C | | | | 2 | | | | |
| lcc | $V_{I} = V_{CC} \text{ or } 0, I_{C}$ | 0 = 0 | SN54HC132 | 6 V | | | 40 | μA | | | |
| | SN74HC132 | | | | | 20 | | | | | |
| C _i | | | I | 2 V to 6 V | | 3 | 10 | pF | | | |

SN54HC132 SN74HC132 SCLS034G – DECEMBER 1982–REVISED JUNE 2016



www.ti.com

6.6 Switching Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 3)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{cc} | T _A | MIN | TYP | МАХ | UNIT |
|-----------------|-----------------|----------------|-----------------|-----------------------|-----|-----|-----|------|
| | | | | $T_A = 25^{\circ}C$ | | 60 | 120 | |
| | | | 2 V | SN54HC132 | | | 186 | |
| | | | | SN74HC132 | | | 156 | |
| | | | | T _A = 25°C | | 18 | 25 | |
| t _{pd} | A or B | Y | 4.5 V | SN54HC132 | | | 37 | ns |
| | | | | SN74HC132 | | | 31 | |
| | | | 6 V | T _A = 25°C | | 14 | 21 | |
| | | | | SN54HC132 | | | 32 | |
| | | | | SN74HC132 | | | 27 | |
| | | | 2 V | T _A = 25°C | | 28 | 75 | |
| | | | | SN54HC132 | | | 110 | |
| | | | | SN74HC132 | | | 95 | |
| | | | | T _A = 25°C | | 8 | 15 | |
| t _t | | Any | 4.5 V | SN54HC132 | | | 22 | ns |
| | | | | SN74HC132 | | | 19 | |
| | | | | $T_A = 25^{\circ}C$ | | 6 | 13 | |
| | | | 6 V | SN54HC132 | | | 19 | |
| | | | | SN74HC132 | | | 16 | |

6.7 Operating Characteristics

 $T_A = 25^{\circ}C$


| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|--|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance per gate | No load | 20 | pF |

6.8 Typical Characteristics





7 Parameter Measurement Information



- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r = 6 ns. t_f = 6 ns.
 - C. The outputs are measured one at a time, with one input transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SNx4HC132 is a quadruple 2-input positive-NAND gate with low drive that produces slow rise and fall times. This reduces ringing on the output signal.

Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

The SNx4HC132 has a wide operating range of 2 V to 6 V. The SNx4HC132 also has a low power consumption where the maximum ICC is 20 $\mu A.$

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC132.

| INP | INPUTS | | | | | | |
|-----|--------|---|--|--|--|--|--|
| Α | В | Y | | | | | |
| Н | Н | L | | | | | |
| L | Х | н | | | | | |
| Х | L | н | | | | | |

Table 1. Function Table (Each Gate)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74HC132 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs can accept voltages to V_{CC} . The current consumption of the device is low with maximum 20-µA I_{CC} .

9.2 Typical Application




Figure 5. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
- 2. Recommend Output Conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs must not be pulled above V_{CC}.

TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)

9.2.3 Application Curve




Figure 6. Switching Characteristics Comparison

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply-voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins then a 0.01 μ F or a 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and a 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.


11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the outputs section of the part when asserted. This does not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example







12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-----------|----------------|--------------|------------------------|---------------------|---------------------|
| SN54HC132 | Click here | Click here | Click here | Click here | Click here |
| SN74HC132 | Click here | Click here | Click here | Click here | Click here |

Table 2. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1982–2016, Texas Instruments Incorporated



10-Jun-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|--|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 5962-89845022A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 89845022A SNJ54HC 132FK | Samples |
| 5962-8984502CA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8984502CA SNJ54HC132J | Samples |
| 5962-8984502DA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8984502DA SNJ54HC132W | Samples |
| 5962-8984502VCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8984502VC A SNV54HC132J | Samples |
| 5962-8984502VDA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8984502VD A SNV54HC132W | Samples |
| SN54HC132J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54HC132J | Samples |
| SN74HC132D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DBLE | OBSOLETI | E SSOP | DB | 14 | | TBD | Call TI | Call TI | -40 to 85 | | |
| SN74HC132DBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DBRG4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |



PACKAGE OPTION ADDENDUM

10-Jun-2014

| Orderable Device | Status | Package Type | | Pins | - | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Sam |
|------------------|---------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|--|-----|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74HC132DTE4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sam |
| SN74HC132N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC132N | Sam |
| SN74HC132NE4 | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC132N | Sam |
| SN74HC132NSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sam |
| SN74HC132NSRE4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sam |
| SN74HC132NSRG4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | San |
| SN74HC132PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | San |
| SN74HC132PWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWLE | OBSOLET | E TSSOP | PW | 14 | | TBD | Call TI | Call TI | -40 to 85 | | |
| SN74HC132PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWT | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWTE4 | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SN74HC132PWTG4 | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Sar |
| SNJ54HC132FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 89845022A SNJ54HC 132FK | Sar |
| SNJ54HC132J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8984502CA | Sar |



10-Jun-2014

| Orderable Device | Status | Package Typ | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|-------------|---------|------|-----|----------|------------------|--------------------|--------------|-------------------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| | | | | | | | | | | SNJ54HC132J | |
| SNJ54HC132W | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8984502DA SNJ54HC132W | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



10-Jun-2014

OTHER QUALIFIED VERSIONS OF SN54HC132, SN54HC132-SP, SN74HC132 :

- Catalog: SN74HC132, SN54HC132
- Automotive: SN74HC132-Q1, SN74HC132-Q1
- Military: SN54HC132
- Space: SN54HC132-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74HC132DBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.2 | 6.6 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC132DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC132DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC132DT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC132PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC132PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

27-Nov-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC132DBR | SSOP | DB | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74HC132DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC132DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC132DT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |
| SN74HC132PWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74HC132PWT | TSSOP | PW | 14 | 250 | 367.0 | 367.0 | 35.0 |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated